FR3074337B1 - Reseau neuromimetique et procede de fabrication associe - Google Patents
Reseau neuromimetique et procede de fabrication associe Download PDFInfo
- Publication number
- FR3074337B1 FR3074337B1 FR1701263A FR1701263A FR3074337B1 FR 3074337 B1 FR3074337 B1 FR 3074337B1 FR 1701263 A FR1701263 A FR 1701263A FR 1701263 A FR1701263 A FR 1701263A FR 3074337 B1 FR3074337 B1 FR 3074337B1
- Authority
- FR
- France
- Prior art keywords
- electrode
- stack
- barrier layer
- manufacturing process
- associated manufacturing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 230000004888 barrier function Effects 0.000 abstract 4
- 239000012777 electrically insulating material Substances 0.000 abstract 2
- 210000002569 neuron Anatomy 0.000 abstract 2
- 210000000225 synapse Anatomy 0.000 abstract 2
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/54—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using elements simulating biological cells, e.g. neuron
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/04—Architecture, e.g. interconnection topology
- G06N3/049—Temporal neural networks, e.g. delay elements, oscillating neurons or pulsed inputs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/04—Architecture, e.g. interconnection topology
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/061—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using biological neurons, e.g. biological neurons connected to an integrated circuit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
- G06N3/065—Analogue means
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/22—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements
- G11C11/221—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements using ferroelectric capacitors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/22—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements
- G11C11/223—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements using MOS with ferroelectric gate insulating film
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/516—Insulating materials associated therewith with at least one ferroelectric layer
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B51/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1434—Memory
- H01L2924/1435—Random access memory [RAM]
- H01L2924/1441—Ferroelectric RAM [FeRAM or FRAM]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Health & Medical Sciences (AREA)
- Life Sciences & Earth Sciences (AREA)
- Biomedical Technology (AREA)
- Theoretical Computer Science (AREA)
- Biophysics (AREA)
- Molecular Biology (AREA)
- General Health & Medical Sciences (AREA)
- General Physics & Mathematics (AREA)
- Neurology (AREA)
- Computational Linguistics (AREA)
- Evolutionary Computation (AREA)
- General Engineering & Computer Science (AREA)
- Data Mining & Analysis (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- Computing Systems (AREA)
- Artificial Intelligence (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Semiconductor Memories (AREA)
Abstract
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1701263A FR3074337B1 (fr) | 2017-11-30 | 2017-11-30 | Reseau neuromimetique et procede de fabrication associe |
CN201880077656.XA CN111712838B (zh) | 2017-11-30 | 2018-11-30 | 仿神经网络及其制造方法 |
US16/768,549 US11551749B2 (en) | 2017-11-30 | 2018-11-30 | Neuromimetic network and related production method |
EP18807648.3A EP3718054A1 (fr) | 2017-11-30 | 2018-11-30 | Réseau neuromimétique et procédé de fabrication associé |
PCT/EP2018/083087 WO2019106127A1 (fr) | 2017-11-30 | 2018-11-30 | Réseau neuromimétique et procédé de fabrication associé |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1701263A FR3074337B1 (fr) | 2017-11-30 | 2017-11-30 | Reseau neuromimetique et procede de fabrication associe |
FR1701263 | 2017-11-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR3074337A1 FR3074337A1 (fr) | 2019-05-31 |
FR3074337B1 true FR3074337B1 (fr) | 2021-04-09 |
Family
ID=61873347
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR1701263A Active FR3074337B1 (fr) | 2017-11-30 | 2017-11-30 | Reseau neuromimetique et procede de fabrication associe |
Country Status (5)
Country | Link |
---|---|
US (1) | US11551749B2 (fr) |
EP (1) | EP3718054A1 (fr) |
CN (1) | CN111712838B (fr) |
FR (1) | FR3074337B1 (fr) |
WO (1) | WO2019106127A1 (fr) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111598229B (zh) * | 2020-05-11 | 2024-10-15 | 中国科学院微电子研究所 | 一种神经元电路、基于神经网络的集成电路和电子设备 |
US20230240152A1 (en) * | 2022-01-25 | 2023-07-27 | Eagle Technology , LLC | Multiferroic tunnel junction memory device and related methods |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3193302B2 (ja) * | 1996-06-26 | 2001-07-30 | ティーディーケイ株式会社 | 膜構造体、電子デバイス、記録媒体および強誘電体薄膜の製造方法 |
FR2945147B1 (fr) * | 2009-04-30 | 2012-03-30 | Thales Sa | Dispositif memristor a resistance ajustable grace au deplacement d'une paroi magnetique par transfert de spin et utilisation dudit memristor dans un reseau de neurones |
FR2946788B1 (fr) * | 2009-06-11 | 2016-11-11 | Thales Sa | Dispositif a resistance ajustable. |
US8311965B2 (en) * | 2009-11-18 | 2012-11-13 | International Business Machines Corporation | Area efficient neuromorphic circuits using field effect transistors (FET) and variable resistance material |
CN103246904B (zh) * | 2013-05-24 | 2016-04-06 | 北京大学 | 基于阻变忆阻器的时间关联学习神经元电路及其实现方法 |
US20140365413A1 (en) * | 2013-06-06 | 2014-12-11 | Qualcomm Incorporated | Efficient implementation of neural population diversity in neural system |
CN103346256A (zh) * | 2013-07-03 | 2013-10-09 | 南京大学 | 一种基于铁电隧道结的忆阻器 |
WO2015001697A1 (fr) * | 2013-07-04 | 2015-01-08 | パナソニックIpマネジメント株式会社 | Circuit de réseau neuronal et procédé d'apprentissage associé |
CN105373829B (zh) * | 2014-09-02 | 2018-05-04 | 北京大学 | 一种全连接神经网络结构 |
CN105160401B (zh) * | 2015-08-27 | 2017-08-11 | 电子科技大学 | 一种基于忆阻器阵列的wta神经网络及其应用 |
WO2017039611A1 (fr) * | 2015-08-31 | 2017-03-09 | Hewlett Packard Enterprise Development Lp | Empilements de matériaux pour memristances unipolaires à faible courant |
US10650308B2 (en) * | 2015-09-23 | 2020-05-12 | Politecnico Di Milano | Electronic neuromorphic system, synaptic circuit with resistive switching memory and method of performing spike-timing dependent plasticity |
US10679121B2 (en) * | 2015-12-30 | 2020-06-09 | SK Hynix Inc. | Synapse and a neuromorphic device including the same |
CN105720194B (zh) * | 2016-03-14 | 2018-05-15 | 广东工业大学 | 用于交叉点内存阵列用的电阻开关与选择器共存器件及制备方法和应用 |
US9767408B1 (en) * | 2016-09-16 | 2017-09-19 | International Business Machines Corporation | Multi-memristive synapse with clock-arbitrated weight update |
JP2019179499A (ja) * | 2018-03-30 | 2019-10-17 | ソニー株式会社 | 半導体装置及び積和演算装置 |
US10453528B1 (en) * | 2018-06-14 | 2019-10-22 | International Business Machines Corporation | Controlling aggregate signal amplitude from device arrays by segmentation and time-gating |
-
2017
- 2017-11-30 FR FR1701263A patent/FR3074337B1/fr active Active
-
2018
- 2018-11-30 US US16/768,549 patent/US11551749B2/en active Active
- 2018-11-30 CN CN201880077656.XA patent/CN111712838B/zh active Active
- 2018-11-30 EP EP18807648.3A patent/EP3718054A1/fr active Pending
- 2018-11-30 WO PCT/EP2018/083087 patent/WO2019106127A1/fr unknown
Also Published As
Publication number | Publication date |
---|---|
CN111712838A (zh) | 2020-09-25 |
EP3718054A1 (fr) | 2020-10-07 |
CN111712838B (zh) | 2024-05-24 |
FR3074337A1 (fr) | 2019-05-31 |
US11551749B2 (en) | 2023-01-10 |
US20200294581A1 (en) | 2020-09-17 |
WO2019106127A1 (fr) | 2019-06-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Jo et al. | Nanoscale memristor device as synapse in neuromorphic systems | |
FR3074337B1 (fr) | Reseau neuromimetique et procede de fabrication associe | |
Bichler et al. | Pavlov's dog associative learning demonstrated on synaptic-like organic transistors | |
KR101695737B1 (ko) | 흥분/억제 기능을 포함하는 신경 모방 소자 | |
US20170003800A1 (en) | Touch control display device and a preparation method thereof | |
US11195087B2 (en) | Synapse array of a neuromorphic device including a synapse array having a plurality of ferroelectricity field effect transistors | |
IT973872B (it) | Trasduttore ad elettrete e metodo per realizzarlo | |
SG10201804464UA (en) | Three-dimensional semiconductor memory device and method of fabricating the same | |
EP3767681A3 (fr) | Dispositif électroluminescent | |
Matsukatova et al. | Resistive switching kinetics and second-order effects in parylene-based memristors | |
WO1997015068A3 (fr) | Dispositif antifusible ameliore, metal sur metal, a traversee, et methodes de programmation | |
KR102112015B1 (ko) | 뉴런 회로와 시냅스 소자 어레이가 결합된 신경계 모방 집적회로 및 그 제조방법 | |
KR20110013356A (ko) | 물리적인 지지부의 조합 또는 천연 또는 합성 셀룰로오스 섬유에 기반한 종이를 생성하고 이용하는 프로세싱 및 활성 반도체 산화물을 이용하여 지속적인 접합형 전계 효과 트랜지스터의 전하를 메모리에 저장하는 매체 | |
US20170309770A1 (en) | An apparatus and method for sensing | |
WO2019127871A1 (fr) | Panneau tactile oled et dispositif tactile oled | |
JP2016525719A5 (fr) | ||
SE7512048L (sv) | Forbettrade elektroder | |
FR3084503B1 (fr) | Chaîne synaptique comprenant des resonateurs spintroniques bases sur l'effet de diode de spin et reseau de neurones comprenant une telle chaîne synaptique | |
WO2018126256A3 (fr) | Structure conductrice | |
WO2018004695A1 (fr) | Boîtiers de dispositif électronique et procédés de maximisation du courant électrique vers les puces et de minimisation de la taille des doigts de liaison | |
US20230125501A1 (en) | Capacitor device for unit synapse, unit synapse and synapse array based on capacitor | |
KR20180052819A (ko) | 재구성 가능한 신경모방 소자 및 어레이 | |
WO2020087069A3 (fr) | Fils supraconducteurs ronds | |
FR3082999B1 (fr) | Structure mim et procede de realisation d'une telle structure | |
CN105702454B (zh) | 层叠陶瓷电容器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PLSC | Publication of the preliminary search report |
Effective date: 20190531 |
|
PLFP | Fee payment |
Year of fee payment: 3 |
|
PLFP | Fee payment |
Year of fee payment: 4 |
|
PLFP | Fee payment |
Year of fee payment: 5 |
|
PLFP | Fee payment |
Year of fee payment: 6 |
|
TQ | Partial transmission of property |
Owner name: UNIVERSITE PARIS-SACLAY, FR Effective date: 20221206 Owner name: CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE, FR Effective date: 20221206 Owner name: THALES, FR Effective date: 20221206 |
|
PLFP | Fee payment |
Year of fee payment: 7 |