FR3042050A1 - - Google Patents

Download PDF

Info

Publication number
FR3042050A1
FR3042050A1 FR1650186A FR1650186A FR3042050A1 FR 3042050 A1 FR3042050 A1 FR 3042050A1 FR 1650186 A FR1650186 A FR 1650186A FR 1650186 A FR1650186 A FR 1650186A FR 3042050 A1 FR3042050 A1 FR 3042050A1
Authority
FR
France
Prior art keywords
data
memory
address
addresses
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR1650186A
Other languages
English (en)
French (fr)
Other versions
FR3042050B1 (fr
Inventor
Fabrice Devaux
Jean-Francois Roy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Upmem SAS
Original Assignee
Upmem SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Upmem SAS filed Critical Upmem SAS
Priority to PCT/FR2016/052450 priority Critical patent/WO2017055732A1/fr
Priority to CN201680057288.3A priority patent/CN108139989B/zh
Priority to US15/763,970 priority patent/US10884657B2/en
Priority to EP16784233.5A priority patent/EP3356945B1/fr
Priority to JP2018516124A priority patent/JP6757791B2/ja
Publication of FR3042050A1 publication Critical patent/FR3042050A1/fr
Application granted granted Critical
Publication of FR3042050B1 publication Critical patent/FR3042050B1/fr
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1068—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in sector programmable memories, e.g. flash disk
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G06F13/128—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine for dedicated transfers to a network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1678—Details of memory controller using bus width
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0604—Improving or facilitating administration, e.g. storage management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/52—Protection of memory contents; Detection of errors in memory contents

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Human Computer Interaction (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Quality & Reliability (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
FR1650186A 2015-10-01 2016-01-11 Dispositif informatique muni de traitement en memoire et de ports d'acces etroits Expired - Fee Related FR3042050B1 (fr)

Priority Applications (5)

Application Number Priority Date Filing Date Title
PCT/FR2016/052450 WO2017055732A1 (fr) 2015-10-01 2016-09-27 Dispositif informatique muni de traitement en memoire et de ports d'acces etroits
CN201680057288.3A CN108139989B (zh) 2015-10-01 2016-09-27 配备有存储器中的处理和窄访问端口的计算机设备
US15/763,970 US10884657B2 (en) 2015-10-01 2016-09-27 Computing device within memory processing and narrow data ports
EP16784233.5A EP3356945B1 (fr) 2015-10-01 2016-09-27 Dispositif informatique muni de traitement en memoire et de ports d'acces etroits
JP2018516124A JP6757791B2 (ja) 2015-10-01 2016-09-27 インメモリ処理及び狭幅データポートを備えたコンピュータデバイス

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1559321A FR3042049A1 (ja) 2015-10-01 2015-10-01
FR1559321 2015-10-01

Publications (2)

Publication Number Publication Date
FR3042050A1 true FR3042050A1 (ja) 2017-04-07
FR3042050B1 FR3042050B1 (fr) 2019-11-01

Family

ID=56137415

Family Applications (2)

Application Number Title Priority Date Filing Date
FR1559321A Pending FR3042049A1 (ja) 2015-10-01 2015-10-01
FR1650186A Expired - Fee Related FR3042050B1 (fr) 2015-10-01 2016-01-11 Dispositif informatique muni de traitement en memoire et de ports d'acces etroits

Family Applications Before (1)

Application Number Title Priority Date Filing Date
FR1559321A Pending FR3042049A1 (ja) 2015-10-01 2015-10-01

Country Status (6)

Country Link
US (1) US10884657B2 (ja)
EP (1) EP3356945B1 (ja)
JP (1) JP6757791B2 (ja)
CN (1) CN108139989B (ja)
FR (2) FR3042049A1 (ja)
WO (1) WO2017055732A1 (ja)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR3066842B1 (fr) 2017-05-24 2019-11-08 Upmem Logique de correction de row hammer pour dram avec processeur integre
US10592121B2 (en) * 2017-09-14 2020-03-17 Samsung Electronics Co., Ltd. Quasi-synchronous protocol for large bandwidth memory systems
CN112181865B (zh) * 2020-09-09 2024-05-31 北京爱芯科技有限公司 地址编码方法、装置、解码方法、装置及计算机存储介质
FR3115395A1 (fr) 2020-10-16 2022-04-22 Upmem Dispositif semi-conducteur comprenant un empilement de puces et puces d’un tel empilement
CN114048157B (zh) * 2021-11-16 2024-08-13 安徽芯纪元科技有限公司 一种内部总线地址重映射装置

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1996035176A1 (en) * 1995-05-03 1996-11-07 Apple Computer, Inc. Bus bridge address translator
US5745791A (en) * 1992-09-16 1998-04-28 Intel Corporation System for interfacing first and second components having different data path width by generating first and second component address to read data into buffer
US5758108A (en) * 1994-11-22 1998-05-26 Seiko Epson Corporation Data processing apparatus for variable bus width CPU
EP0976054A1 (en) * 1996-06-06 2000-02-02 Advanced Micro Devices, Inc. Address generation and data path arbitration to and from sram to accommodate multiple transmitted packets
US20030222283A1 (en) * 2002-05-29 2003-12-04 Hitachi, Ltd. Semiconductor integrated circuit and testing method thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6754741B2 (en) * 2001-05-10 2004-06-22 Pmc-Sierra, Inc. Flexible FIFO system for interfacing between datapaths of variable length
JP5992713B2 (ja) * 2012-03-30 2016-09-14 株式会社ソニー・インタラクティブエンタテインメント メモリシステム、その制御方法及び情報処理装置

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5745791A (en) * 1992-09-16 1998-04-28 Intel Corporation System for interfacing first and second components having different data path width by generating first and second component address to read data into buffer
US5758108A (en) * 1994-11-22 1998-05-26 Seiko Epson Corporation Data processing apparatus for variable bus width CPU
WO1996035176A1 (en) * 1995-05-03 1996-11-07 Apple Computer, Inc. Bus bridge address translator
EP0976054A1 (en) * 1996-06-06 2000-02-02 Advanced Micro Devices, Inc. Address generation and data path arbitration to and from sram to accommodate multiple transmitted packets
US20030222283A1 (en) * 2002-05-29 2003-12-04 Hitachi, Ltd. Semiconductor integrated circuit and testing method thereof

Also Published As

Publication number Publication date
US10884657B2 (en) 2021-01-05
CN108139989B (zh) 2021-05-25
JP2018534666A (ja) 2018-11-22
FR3042050B1 (fr) 2019-11-01
WO2017055732A1 (fr) 2017-04-06
JP6757791B2 (ja) 2020-09-23
US20180260161A1 (en) 2018-09-13
CN108139989A (zh) 2018-06-08
EP3356945B1 (fr) 2019-09-04
FR3042049A1 (ja) 2017-04-07
EP3356945A1 (fr) 2018-08-08

Similar Documents

Publication Publication Date Title
FR3042050B1 (fr) Dispositif informatique muni de traitement en memoire et de ports d'acces etroits
US9711487B2 (en) Method and device for controlling operation using temperature deviation in multi-chip package
US9431064B2 (en) Memory circuit and cache circuit configuration
KR102204391B1 (ko) 공유 가능한 ecc 셀 어레이를 갖는 메모리 장치
US9318185B2 (en) Memory module and memory system including the same
US11403173B2 (en) Multiple read and write port memory
US20120233441A1 (en) Multi-threaded instruction buffer design
US9858983B2 (en) Memory device having latency control circuit for controlling data write and read latency
CN105336352B (zh) 存储器装置
US20190206454A1 (en) Data structures with multiple read ports
CN103760525A (zh) 一种补齐式原地矩阵转置方法
US20160103620A1 (en) Symbol lock method and a memory system using the same
US8688891B2 (en) Memory controller, method of controlling unaligned memory access, and computing apparatus incorporating memory controller
CN108701102A (zh) 直接存储器访问控制器、数据读取方法和数据写入方法
WO2013097228A1 (zh) 多粒度并行存储系统
FR2797969A1 (fr) Dispositif a plusieurs processeurs partageant une memoire collective
US20200293452A1 (en) Memory device and method including circular instruction memory queue
CN116360672A (zh) 访问存储器的方法、装置和电子设备
KR20210156058A (ko) 인-메모리 프로세싱을 수행하는 메모리 디바이스
US7372755B2 (en) On-chip storage memory for storing variable data bits
FR2627298A1 (fr) Systeme informatique a antememoire et procede pour acceder a des donnees dans un tel systeme
WO2016177083A1 (zh) 一种数据存储方法、存储装置和计算机存储介质
FR2799555A1 (fr) Systeme d'acces a une memoire comprenant des modules de memoire imbriques ayant des capacites differentes
US20150026408A1 (en) Cache memory system and method of operating the same
KR102334382B1 (ko) 입출력 인터페이스에서 심볼 락을 수행하는 방법 및 장치

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLSC Publication of the preliminary search report

Effective date: 20170407

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 4

PLFP Fee payment

Year of fee payment: 6

ST Notification of lapse

Effective date: 20220905