FR2834097B1 - Systeme et procede pour configurer automatiquement des pipelines graphiques par suivi d'une region d'interet dans un systeme d'affichage infographique - Google Patents

Systeme et procede pour configurer automatiquement des pipelines graphiques par suivi d'une region d'interet dans un systeme d'affichage infographique

Info

Publication number
FR2834097B1
FR2834097B1 FR0216287A FR0216287A FR2834097B1 FR 2834097 B1 FR2834097 B1 FR 2834097B1 FR 0216287 A FR0216287 A FR 0216287A FR 0216287 A FR0216287 A FR 0216287A FR 2834097 B1 FR2834097 B1 FR 2834097B1
Authority
FR
France
Prior art keywords
tracking
interest
region
automatically configuring
display system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR0216287A
Other languages
English (en)
Other versions
FR2834097A1 (fr
Inventor
Jeffrey J Walls
Donley B Hoffman
Kevin T Lefebvre
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HP Inc
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Publication of FR2834097A1 publication Critical patent/FR2834097A1/fr
Application granted granted Critical
Publication of FR2834097B1 publication Critical patent/FR2834097B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/005—General purpose rendering architectures
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/363—Graphics controllers
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/14—Display of multiple viewports

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Graphics (AREA)
  • Computer Hardware Design (AREA)
  • Image Generation (AREA)
  • Image Processing (AREA)
FR0216287A 2001-12-21 2002-12-20 Systeme et procede pour configurer automatiquement des pipelines graphiques par suivi d'une region d'interet dans un systeme d'affichage infographique Expired - Fee Related FR2834097B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/028,869 US6683614B2 (en) 2001-12-21 2001-12-21 System and method for automatically configuring graphics pipelines by tracking a region of interest in a computer graphical display system

Publications (2)

Publication Number Publication Date
FR2834097A1 FR2834097A1 (fr) 2003-06-27
FR2834097B1 true FR2834097B1 (fr) 2008-09-12

Family

ID=21845965

Family Applications (2)

Application Number Title Priority Date Filing Date
FR0216287A Expired - Fee Related FR2834097B1 (fr) 2001-12-21 2002-12-20 Systeme et procede pour configurer automatiquement des pipelines graphiques par suivi d'une region d'interet dans un systeme d'affichage infographique
FR0306135A Withdrawn FR2839563A1 (fr) 2001-12-21 2003-05-22 Systeme et procede pour configurer automatiquement des pipelines graphiqiues par suivi d'une region d'interet dans un systeme d'affichage infographique

Family Applications After (1)

Application Number Title Priority Date Filing Date
FR0306135A Withdrawn FR2839563A1 (fr) 2001-12-21 2003-05-22 Systeme et procede pour configurer automatiquement des pipelines graphiqiues par suivi d'une region d'interet dans un systeme d'affichage infographique

Country Status (2)

Country Link
US (2) US6683614B2 (fr)
FR (2) FR2834097B1 (fr)

Families Citing this family (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2480081C (fr) 2002-03-22 2007-06-19 Michael F. Deering Infographie 3d evolutive haute performance
US7075542B1 (en) * 2002-11-12 2006-07-11 Ati Technologies Inc. Selectable multi-performance configuration
US7633506B1 (en) * 2002-11-27 2009-12-15 Ati Technologies Ulc Parallel pipeline graphics system
US6885376B2 (en) * 2002-12-30 2005-04-26 Silicon Graphics, Inc. System, method, and computer program product for near-real time load balancing across multiple rendering pipelines
US7119808B2 (en) * 2003-07-15 2006-10-10 Alienware Labs Corp. Multiple parallel processor computer graphics system
US20080211816A1 (en) * 2003-07-15 2008-09-04 Alienware Labs. Corp. Multiple parallel processor computer graphics system
US7525547B1 (en) 2003-08-12 2009-04-28 Nvidia Corporation Programming multiple chips from a command buffer to process multiple images
US7359931B2 (en) * 2003-08-15 2008-04-15 Saudi Arabian Oil Company System to facilitate pipeline management, software, and related methods
US7075541B2 (en) * 2003-08-18 2006-07-11 Nvidia Corporation Adaptive load balancing in a multi-processor graphics processing system
US7782325B2 (en) * 2003-10-22 2010-08-24 Alienware Labs Corporation Motherboard for supporting multiple graphics cards
US8497865B2 (en) * 2006-12-31 2013-07-30 Lucid Information Technology, Ltd. Parallel graphics system employing multiple graphics processing pipelines with multiple graphics processing units (GPUS) and supporting an object division mode of parallel graphics processing using programmable pixel or vertex processing resources provided with the GPUS
US20090027383A1 (en) * 2003-11-19 2009-01-29 Lucid Information Technology, Ltd. Computing system parallelizing the operation of multiple graphics processing pipelines (GPPLs) and supporting depth-less based image recomposition
US7961194B2 (en) 2003-11-19 2011-06-14 Lucid Information Technology, Ltd. Method of controlling in real time the switching of modes of parallel operation of a multi-mode parallel graphics processing subsystem embodied within a host computing system
CA2546427A1 (fr) * 2003-11-19 2005-06-02 Reuven Bakalash Procede et systeme destines a un pipeline graphique 3-d multiple sur un bus pc
US8085273B2 (en) 2003-11-19 2011-12-27 Lucid Information Technology, Ltd Multi-mode parallel graphics rendering system employing real-time automatic scene profiling and mode control
US20080074431A1 (en) * 2003-11-19 2008-03-27 Reuven Bakalash Computing system capable of parallelizing the operation of multiple graphics processing units (GPUS) supported on external graphics cards
US7340547B1 (en) 2003-12-02 2008-03-04 Nvidia Corporation Servicing of multiple interrupts using a deferred procedure call in a multiprocessor system
US7289125B2 (en) * 2004-02-27 2007-10-30 Nvidia Corporation Graphics device clustering with PCI-express
US7721118B1 (en) 2004-09-27 2010-05-18 Nvidia Corporation Optimizing power and performance for multi-processor graphics processing
US7576745B1 (en) 2004-11-17 2009-08-18 Nvidia Corporation Connecting graphics adapters
US7477256B1 (en) * 2004-11-17 2009-01-13 Nvidia Corporation Connecting graphics adapters for scalable performance
US8066515B2 (en) * 2004-11-17 2011-11-29 Nvidia Corporation Multiple graphics adapter connection systems
US8134568B1 (en) 2004-12-15 2012-03-13 Nvidia Corporation Frame buffer region redirection for multiple graphics adapters
US8212831B1 (en) 2004-12-15 2012-07-03 Nvidia Corporation Broadcast aperture remapping for multiple graphics adapters
US7522167B1 (en) 2004-12-16 2009-04-21 Nvidia Corporation Coherence of displayed images for split-frame rendering in multi-processor graphics system
US7525549B1 (en) 2004-12-16 2009-04-28 Nvidia Corporation Display balance/metering
US7545380B1 (en) 2004-12-16 2009-06-09 Nvidia Corporation Sequencing of displayed images for alternate frame rendering in a multi-processor graphics system
US7372465B1 (en) 2004-12-17 2008-05-13 Nvidia Corporation Scalable graphics processing for remote display
US20090096798A1 (en) * 2005-01-25 2009-04-16 Reuven Bakalash Graphics Processing and Display System Employing Multiple Graphics Cores on a Silicon Chip of Monolithic Construction
JP2008538620A (ja) * 2005-01-25 2008-10-30 ルーシッド インフォメイション テクノロジー リミテッド モノリシック構成のシリコン・チップ上に多数のグラフィックス・コアを用いるグラフィック処理及び表示システム
US7383412B1 (en) 2005-02-28 2008-06-03 Nvidia Corporation On-demand memory synchronization for peripheral systems with multiple parallel processors
US7536487B1 (en) * 2005-03-11 2009-05-19 Ambarella, Inc. Low power memory hierarchy for high performance video processor
US7602395B1 (en) 2005-04-22 2009-10-13 Nvidia Corporation Programming multiple chips from a command buffer for stereo image generation
US7616207B1 (en) 2005-04-25 2009-11-10 Nvidia Corporation Graphics processing system including at least three bus devices
US10026140B2 (en) 2005-06-10 2018-07-17 Nvidia Corporation Using a scalable graphics system to enable a general-purpose multi-user computer system
US7456833B1 (en) 2005-06-15 2008-11-25 Nvidia Corporation Graphical representation of load balancing and overlap
US7629978B1 (en) 2005-10-31 2009-12-08 Nvidia Corporation Multichip rendering with state control
TWI322354B (en) * 2005-10-18 2010-03-21 Via Tech Inc Method and system for deferred command issuing in a computer system
US7773096B2 (en) * 2005-12-12 2010-08-10 Microsoft Corporation Alternative graphics pipe
JP4779756B2 (ja) * 2006-03-29 2011-09-28 カシオ計算機株式会社 コンピュータシステムにおけるサーバ装置及びサーバ制御プログラム
US7940266B2 (en) * 2006-10-13 2011-05-10 International Business Machines Corporation Dynamic reallocation of processing cores for balanced ray tracing graphics workload
US7768516B1 (en) * 2006-10-16 2010-08-03 Adobe Systems Incorporated Image splitting to use multiple execution channels of a graphics processor to perform an operation on single-channel input
JP2008172660A (ja) * 2007-01-15 2008-07-24 Fujitsu Ltd 嗜好データ生成装置，コンテンツ表示装置，嗜好データ生成方法および嗜好データ生成プログラム
US20080297525A1 (en) * 2007-05-31 2008-12-04 Barinder Singh Rai Method And Apparatus For Reducing Accesses To A Frame Buffer
US8914267B2 (en) * 2007-07-18 2014-12-16 Chevron U.S.A. Inc. Systems and methods for diagnosing production problems in oil field operations
JP5121405B2 (ja) * 2007-11-13 2013-01-16 株式会社小松製作所 建設機械のエンジン制御装置
US9097528B2 (en) * 2010-03-05 2015-08-04 Vmware, Inc. Managing a datacenter using mobile devices
JP5835942B2 (ja) * 2010-06-25 2015-12-24 キヤノン株式会社 画像処理装置、その制御方法及びプログラム
US9116600B2 (en) 2010-12-17 2015-08-25 Sap Se Automatically personalizing application user interface
US9183222B2 (en) * 2014-01-28 2015-11-10 Gas Technology Institute Mapping and asset lifecycle tracking system
US11334824B2 (en) * 2017-02-03 2022-05-17 The Curators Of The University Of Missouri Physical resource optimization system and associated method of use

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2903637B2 (ja) * 1990-05-25 1999-06-07 ソニー株式会社 デジタルビデオ信号発生器
JP2770598B2 (ja) * 1990-06-13 1998-07-02 株式会社日立製作所 図形表示方法およびその装置
WO1993004429A2 (fr) * 1991-08-13 1993-03-04 Board Of Regents Of The University Of Washington Procede de creation d'adresses multidimensionnelles dans un systeme d'imagerie et de traitement graphique
US5394524A (en) * 1992-08-07 1995-02-28 International Business Machines Corporation Method and apparatus for processing two graphics data streams in parallel
US5712664A (en) * 1993-10-14 1998-01-27 Alliance Semiconductor Corporation Shared memory graphics accelerator system
EP0693737A3 (fr) * 1994-07-21 1997-01-08 Ibm Méthode et appareil de gestion de la charge de travail d'un multi-processeur graphique
US5794016A (en) 1995-12-11 1998-08-11 Dynamic Pictures, Inc. Parallel-processor graphics architecture
US5889529A (en) * 1996-03-22 1999-03-30 Silicon Graphics, Inc. System and method for generating and displaying complex graphic images at a constant frame rate
US5826095A (en) * 1996-08-27 1998-10-20 Hewlett-Packard Company Method and apparatus for maintaining the order of data items processed by parallel processors
US5940086A (en) 1997-01-10 1999-08-17 Hewlett Packard Company System and method for dynamically allocating data among geometry accelerators in a computer graphics system
JP3474078B2 (ja) 1997-05-02 2003-12-08 富士ゼロックス株式会社 描画処理装置
US6249294B1 (en) 1998-07-20 2001-06-19 Hewlett-Packard Company 3D graphics in a single logical sreen display using multiple computer systems
US6191800B1 (en) * 1998-08-11 2001-02-20 International Business Machines Corporation Dynamic balancing of graphics workloads using a tiling strategy
JP2000222590A (ja) * 1999-01-27 2000-08-11 Nec Corp 画像処理方法及び装置

Also Published As

Publication number Publication date
US20040104913A1 (en) 2004-06-03
FR2834097A1 (fr) 2003-06-27
US6683614B2 (en) 2004-01-27
FR2839563A1 (fr) 2003-11-14
US20030128216A1 (en) 2003-07-10

Similar Documents

Publication Publication Date Title
FR2834097B1 (fr) Systeme et procede pour configurer automatiquement des pipelines graphiques par suivi d'une region d'interet dans un systeme d'affichage infographique
FR2825879B1 (fr) Systeme et procede pour afficher une information de l'etat d'un systeme d'ordinateur
FR2812493B1 (fr) Procede et systeme pour communiquer une information de services et dispositif de recherche d'information associe
FR2792087B1 (fr) Procede d'amelioration des performances d'un systeme multiprocesseur comprenant une file d'attente de travaux et architecture de systeme pour la mise en oeuvre du procede
FR2752472B1 (fr) Systeme pour gerer une pluralite de comptes dans le domaine immobilier
FR2818419B1 (fr) Procede de commande d'un affichage a cristaux liquides
MA25569A1 (fr) Amelioration d'un appareil et procedes pour la preparation de dommages.
FR2805630B1 (fr) Procede pour gerer une distribution rapide d'images
FR2832235B1 (fr) Systeme et procede pour utiliser des configurations de systeme dans un systeme informatique modulaire
FR2801978B1 (fr) Procede d'amelioration d'un examen radiologique et dispositif pour la mise en oeuvre de ce procede
FR2830640B1 (fr) Procede et systeme pour configurer des points d'entree/sorti e
FR2860376B1 (fr) Procede et dispositif d'agrandissement d'une image video
FR2823873B1 (fr) Procede pour securiser un systeme comprenant un ordinateur individuel et systeme
FR2803109B1 (fr) Connecteur pour carte a microcircuit et procede de montage d'une telle carte dans ce connecteur
FR2824947B1 (fr) Procede d'affichage d'une sequence d'image video sur un panneau d'affichage au plasma
FR2824660B1 (fr) Systeme et procede d'affichage d'image
FR2802304B1 (fr) Procede d'exploration en gisement d'un radar et radar mettant en oeuvre le procede
FR2788489B1 (fr) Procede et systeme pour le conditionnement d'une paillette avec un liquide
FR2809835B1 (fr) Systeme et procede d'arrondissement base sur une selection pour des operations a virgule flottante
FR2826769B1 (fr) Procede d'affichage d'informations cartographiques sur ecran d'aeronef
FR2799040B1 (fr) Procede de codage de la video pour un panneau d'affichage au plasma
FR2790683B1 (fr) Dispositif et procede de positionnement d'un liquide
FR2775540B1 (fr) Mecanisme et procede pour transferer automatiquement des piliers de support
FR2815145B1 (fr) Procede et systeme de navigation pour aeronef, notamment en phase d'approche
FR2825816B1 (fr) Procede d'affichage d'images d'organes

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20100831