FR2802697B1 - Procede de lecture d'une cellule memoire non volatile - Google Patents

Procede de lecture d'une cellule memoire non volatile

Info

Publication number
FR2802697B1
FR2802697B1 FR9915819A FR9915819A FR2802697B1 FR 2802697 B1 FR2802697 B1 FR 2802697B1 FR 9915819 A FR9915819 A FR 9915819A FR 9915819 A FR9915819 A FR 9915819A FR 2802697 B1 FR2802697 B1 FR 2802697B1
Authority
FR
France
Prior art keywords
bit
erroneous
bits
memory
cell
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR9915819A
Other languages
English (en)
Other versions
FR2802697A1 (fr
Inventor
Rosa Francesco La
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SA
Original Assignee
STMicroelectronics SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SA filed Critical STMicroelectronics SA
Priority to FR9915819A priority Critical patent/FR2802697B1/fr
Publication of FR2802697A1 publication Critical patent/FR2802697A1/fr
Application granted granted Critical
Publication of FR2802697B1 publication Critical patent/FR2802697B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/81—Threshold
FR9915819A 1999-12-15 1999-12-15 Procede de lecture d'une cellule memoire non volatile Expired - Fee Related FR2802697B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR9915819A FR2802697B1 (fr) 1999-12-15 1999-12-15 Procede de lecture d'une cellule memoire non volatile

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR9915819A FR2802697B1 (fr) 1999-12-15 1999-12-15 Procede de lecture d'une cellule memoire non volatile

Publications (2)

Publication Number Publication Date
FR2802697A1 FR2802697A1 (fr) 2001-06-22
FR2802697B1 true FR2802697B1 (fr) 2005-03-04

Family

ID=9553290

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9915819A Expired - Fee Related FR2802697B1 (fr) 1999-12-15 1999-12-15 Procede de lecture d'une cellule memoire non volatile

Country Status (1)

Country Link
FR (1) FR2802697B1 (fr)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2509297B2 (ja) * 1987-08-31 1996-06-19 沖電気工業株式会社 自己訂正機能付半導体記憶装置及びマイクロコンピュ―タ
JPS6476596A (en) * 1987-09-18 1989-03-22 Oki Electric Ind Co Ltd Error of eeprom detecting device
JPH0664918B2 (ja) * 1989-05-25 1994-08-22 ローム株式会社 自己訂正機能を有する半導体記憶装置
JP2835107B2 (ja) * 1989-11-16 1998-12-14 沖電気工業株式会社 不揮発性半導体記憶装置のエラー訂正回路及びそのエラー訂正方法

Also Published As

Publication number Publication date
FR2802697A1 (fr) 2001-06-22

Similar Documents

Publication Publication Date Title
KR100950569B1 (ko) 정확한 메모리 읽기 동작을 위한 회로
KR100681225B1 (ko) 정확한 내부기준전압을 발생하는 반도체 메모리 장치
KR101239690B1 (ko) 다중―레벨 플래시 메모리를 위한 체계적 에러 정정
US7483324B2 (en) Memory device and method providing an average threshold based refresh mechanism
KR100186662B1 (ko) 기준 전압 발생 회로를 갖는 불휘발성 반도체 메모리
KR0168896B1 (ko) 패리티에 의해 에러를 수정할 수 있는 반도체 메모리장치
US7719900B2 (en) Semiconductor storage device having memory cell for storing data by using difference in threshold voltage
US6839279B2 (en) Nonvolatile semiconductor memory device
KR20180027362A (ko) 플래시 메모리
EP0576045B1 (fr) Dispositif de mémoire à semi-conducteurs
JPH0565959B2 (fr)
US20070025147A1 (en) Non-volatile semiconductor memory device
JP5052070B2 (ja) データ読み出し回路及びデータ読み出し方法
US6320790B1 (en) Biasing stage for biasing the drain terminal of a nonvolatile memory cell during the read phase
US20080181012A1 (en) Memory Device with Adaptive Sense Unit and Method of Reading a Cell Array
US6735733B2 (en) Method for the correction of a bit in a string of bits
US9349490B2 (en) Error correction in differential memory devices with reading in single-ended mode in addition to reading in differential mode
US7251159B2 (en) Data encoding approach for implementing robust non-volatile memories
FR2802697B1 (fr) Procede de lecture d'une cellule memoire non volatile
JP3749354B2 (ja) 不揮発性半導体記憶装置
US20070291549A1 (en) Nonvolatile semiconductor storage apparatus and readout method
JPH10261768A (ja) 半導体集積回路
JP3828694B2 (ja) 半導体メモリ装置のセンシング回路並びにこれを用いたセンシング方法
JP4443759B2 (ja) 電圧・電流特性調整方法
KR100279233B1 (ko) 다치메모리및다치메모리에대한데이타액세스방법

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20070831