FR2729528A1 - Circuit de multiplexage - Google Patents
Circuit de multiplexage Download PDFInfo
- Publication number
- FR2729528A1 FR2729528A1 FR9500365A FR9500365A FR2729528A1 FR 2729528 A1 FR2729528 A1 FR 2729528A1 FR 9500365 A FR9500365 A FR 9500365A FR 9500365 A FR9500365 A FR 9500365A FR 2729528 A1 FR2729528 A1 FR 2729528A1
- Authority
- FR
- France
- Prior art keywords
- data
- multiplexer
- stage
- control signals
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M9/00—Parallel/series conversion or vice versa
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/004—Counters counting in a non-natural counting order, e.g. random counters
- H03K23/005—Counters counting in a non-natural counting order, e.g. random counters using minimum change code, e.g. Gray Code
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/04—Distributors combined with modulators or demodulators
- H04J3/047—Distributors with transistors or integrated circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Theoretical Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Electronic Switches (AREA)
- Time-Division Multiplex Systems (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9500365A FR2729528A1 (fr) | 1995-01-13 | 1995-01-13 | Circuit de multiplexage |
CH6896A CH690978A5 (fr) | 1995-01-13 | 1996-01-10 | Circuit de multiplexage. |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9500365A FR2729528A1 (fr) | 1995-01-13 | 1995-01-13 | Circuit de multiplexage |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2729528A1 true FR2729528A1 (fr) | 1996-07-19 |
FR2729528B1 FR2729528B1 (zh) | 1997-03-07 |
Family
ID=9475117
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR9500365A Granted FR2729528A1 (fr) | 1995-01-13 | 1995-01-13 | Circuit de multiplexage |
Country Status (2)
Country | Link |
---|---|
CH (1) | CH690978A5 (zh) |
FR (1) | FR2729528A1 (zh) |
Cited By (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1026656A2 (en) * | 1999-01-28 | 2000-08-09 | Sel Semiconductor Energy Laboratory Co., Ltd. | Serial-to-parallel conversion circuit, and semiconductor display device employing the same |
US6606045B2 (en) | 1998-12-03 | 2003-08-12 | Semiconductor Energy Laboratory Co., Ltd. | Digital analog converter and electronic device using the same |
EP1815626A2 (en) * | 2004-11-24 | 2007-08-08 | QUALCOMM Incorporated | Double data rate serial encoder |
EP1287615B1 (en) * | 2000-05-05 | 2007-10-24 | Xilinx, Inc. | Fpga lookup table with high speed read decoder |
WO2010083371A1 (en) * | 2009-01-16 | 2010-07-22 | Raytheon Company | High speed serializer |
WO2011150172A1 (en) * | 2010-05-28 | 2011-12-01 | Qualcomm Incorporated | Method and apparatus to serialize parallel data input values |
US8539119B2 (en) | 2004-11-24 | 2013-09-17 | Qualcomm Incorporated | Methods and apparatus for exchanging messages having a digital data interface device message format |
US8606946B2 (en) | 2003-11-12 | 2013-12-10 | Qualcomm Incorporated | Method, system and computer program for driving a data signal in data interface communication data link |
US8625625B2 (en) | 2004-03-10 | 2014-01-07 | Qualcomm Incorporated | High data rate interface apparatus and method |
US8630305B2 (en) | 2004-06-04 | 2014-01-14 | Qualcomm Incorporated | High data rate interface apparatus and method |
US8635358B2 (en) | 2003-09-10 | 2014-01-21 | Qualcomm Incorporated | High data rate interface |
US8650304B2 (en) | 2004-06-04 | 2014-02-11 | Qualcomm Incorporated | Determining a pre skew and post skew calibration data rate in a mobile display digital interface (MDDI) communication system |
US8667363B2 (en) | 2004-11-24 | 2014-03-04 | Qualcomm Incorporated | Systems and methods for implementing cyclic redundancy checks |
US8670457B2 (en) | 2003-12-08 | 2014-03-11 | Qualcomm Incorporated | High data rate interface with improved link synchronization |
US8681817B2 (en) | 2003-06-02 | 2014-03-25 | Qualcomm Incorporated | Generating and implementing a signal protocol and interface for higher data rates |
US8687658B2 (en) | 2003-11-25 | 2014-04-01 | Qualcomm Incorporated | High data rate interface with improved link synchronization |
US8692838B2 (en) | 2004-11-24 | 2014-04-08 | Qualcomm Incorporated | Methods and systems for updating a buffer |
US8694652B2 (en) | 2003-10-15 | 2014-04-08 | Qualcomm Incorporated | Method, system and computer program for adding a field to a client capability packet sent from a client to a host |
US8694663B2 (en) | 2001-09-06 | 2014-04-08 | Qualcomm Incorporated | System for transferring digital data at a high rate between a host and a client over a communication path for presentation to a user |
US8692839B2 (en) | 2005-11-23 | 2014-04-08 | Qualcomm Incorporated | Methods and systems for updating a buffer |
US8699330B2 (en) | 2004-11-24 | 2014-04-15 | Qualcomm Incorporated | Systems and methods for digital data transmission rate control |
US8705571B2 (en) | 2003-08-13 | 2014-04-22 | Qualcomm Incorporated | Signal interface for higher data rates |
US8705521B2 (en) | 2004-03-17 | 2014-04-22 | Qualcomm Incorporated | High data rate interface apparatus and method |
US8723705B2 (en) | 2004-11-24 | 2014-05-13 | Qualcomm Incorporated | Low output skew double data rate serial encoder |
US8730069B2 (en) | 2005-11-23 | 2014-05-20 | Qualcomm Incorporated | Double data rate serial encoder |
US8745251B2 (en) | 2000-12-15 | 2014-06-03 | Qualcomm Incorporated | Power reduction system for an apparatus for high data rate signal transfer using a communication protocol |
US8756294B2 (en) | 2003-10-29 | 2014-06-17 | Qualcomm Incorporated | High data rate interface |
US8873584B2 (en) | 2004-11-24 | 2014-10-28 | Qualcomm Incorporated | Digital data interface device |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5111455A (en) * | 1990-08-24 | 1992-05-05 | Avantek, Inc. | Interleaved time-division multiplexor with phase-compensated frequency doublers |
-
1995
- 1995-01-13 FR FR9500365A patent/FR2729528A1/fr active Granted
-
1996
- 1996-01-10 CH CH6896A patent/CH690978A5/fr not_active IP Right Cessation
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5111455A (en) * | 1990-08-24 | 1992-05-05 | Avantek, Inc. | Interleaved time-division multiplexor with phase-compensated frequency doublers |
Non-Patent Citations (3)
Title |
---|
HAUENSCHILD J ET AL: "DEMONSTRATION OF RETIMING CAPABILITY OF SILICON BIPOLAR TIME-DIVISION MULTIPLEXER OPERATING TO 24 GBIT/S", ELECTRONICS LETTERS, vol. 27, no. 11, 23 May 1991 (1991-05-23), pages 978 - 979, XP000232455 * |
KENJI ISHIDA ET AL: "A 10-GHZ 8-B MULTIPLEXER/DEMULTIPLEXER CHIP SET FOR THE SONET STS-192 SYSTEM", IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 26, no. 12, 1 December 1991 (1991-12-01), pages 1936 - 1942, XP000272854 * |
NN: "Multiplexer/demultiplexer arrays cut can count", ELECTRONICS WEEK., vol. 42, 6 January 1969 (1969-01-06), NEW YORK US, pages 36 - 37 * |
Cited By (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6606045B2 (en) | 1998-12-03 | 2003-08-12 | Semiconductor Energy Laboratory Co., Ltd. | Digital analog converter and electronic device using the same |
EP1026656A2 (en) * | 1999-01-28 | 2000-08-09 | Sel Semiconductor Energy Laboratory Co., Ltd. | Serial-to-parallel conversion circuit, and semiconductor display device employing the same |
US7355534B2 (en) | 1999-01-28 | 2008-04-08 | Semiconductor Energy Laboratory Co., Ltd. | Serial-to-parallel conversion circuit, and semiconductor display device employing the same |
EP1026656A3 (en) * | 1999-01-28 | 2001-11-14 | Sel Semiconductor Energy Laboratory Co., Ltd. | Serial-to-parallel conversion circuit, and semiconductor display device employing the same |
US6750792B2 (en) | 1999-01-28 | 2004-06-15 | Semiconductor Energy Laboratory Co., Ltd. | Serial-to-parallel conversion circuit, and semiconductor display device employing the same |
US7049983B2 (en) | 1999-01-28 | 2006-05-23 | Semiconductor Energy Laboratory Co., Ltd. | Serial-to-parallel conversion circuit, and semiconductor display device employing the same |
US6512469B1 (en) | 1999-01-28 | 2003-01-28 | Semiconductor Energy Laboratory Co., Ltd. | Serial-to-parallel conversion circuit, and semiconductor display device employing the same |
EP1287615B1 (en) * | 2000-05-05 | 2007-10-24 | Xilinx, Inc. | Fpga lookup table with high speed read decoder |
US8745251B2 (en) | 2000-12-15 | 2014-06-03 | Qualcomm Incorporated | Power reduction system for an apparatus for high data rate signal transfer using a communication protocol |
US8812706B1 (en) | 2001-09-06 | 2014-08-19 | Qualcomm Incorporated | Method and apparatus for compensating for mismatched delays in signals of a mobile display interface (MDDI) system |
US8694663B2 (en) | 2001-09-06 | 2014-04-08 | Qualcomm Incorporated | System for transferring digital data at a high rate between a host and a client over a communication path for presentation to a user |
US8705579B2 (en) | 2003-06-02 | 2014-04-22 | Qualcomm Incorporated | Generating and implementing a signal protocol and interface for higher data rates |
US8681817B2 (en) | 2003-06-02 | 2014-03-25 | Qualcomm Incorporated | Generating and implementing a signal protocol and interface for higher data rates |
US8700744B2 (en) | 2003-06-02 | 2014-04-15 | Qualcomm Incorporated | Generating and implementing a signal protocol and interface for higher data rates |
US8705571B2 (en) | 2003-08-13 | 2014-04-22 | Qualcomm Incorporated | Signal interface for higher data rates |
US8635358B2 (en) | 2003-09-10 | 2014-01-21 | Qualcomm Incorporated | High data rate interface |
US8719334B2 (en) | 2003-09-10 | 2014-05-06 | Qualcomm Incorporated | High data rate interface |
US8694652B2 (en) | 2003-10-15 | 2014-04-08 | Qualcomm Incorporated | Method, system and computer program for adding a field to a client capability packet sent from a client to a host |
US8756294B2 (en) | 2003-10-29 | 2014-06-17 | Qualcomm Incorporated | High data rate interface |
US8606946B2 (en) | 2003-11-12 | 2013-12-10 | Qualcomm Incorporated | Method, system and computer program for driving a data signal in data interface communication data link |
US8687658B2 (en) | 2003-11-25 | 2014-04-01 | Qualcomm Incorporated | High data rate interface with improved link synchronization |
US8670457B2 (en) | 2003-12-08 | 2014-03-11 | Qualcomm Incorporated | High data rate interface with improved link synchronization |
US8669988B2 (en) | 2004-03-10 | 2014-03-11 | Qualcomm Incorporated | High data rate interface apparatus and method |
US8625625B2 (en) | 2004-03-10 | 2014-01-07 | Qualcomm Incorporated | High data rate interface apparatus and method |
US8730913B2 (en) | 2004-03-10 | 2014-05-20 | Qualcomm Incorporated | High data rate interface apparatus and method |
US8705521B2 (en) | 2004-03-17 | 2014-04-22 | Qualcomm Incorporated | High data rate interface apparatus and method |
US8650304B2 (en) | 2004-06-04 | 2014-02-11 | Qualcomm Incorporated | Determining a pre skew and post skew calibration data rate in a mobile display digital interface (MDDI) communication system |
US8630305B2 (en) | 2004-06-04 | 2014-01-14 | Qualcomm Incorporated | High data rate interface apparatus and method |
EP1815626A4 (en) * | 2004-11-24 | 2011-09-21 | Qualcomm Inc | SERIAL DUAL DATA RATE CODIER |
US8723705B2 (en) | 2004-11-24 | 2014-05-13 | Qualcomm Incorporated | Low output skew double data rate serial encoder |
US8873584B2 (en) | 2004-11-24 | 2014-10-28 | Qualcomm Incorporated | Digital data interface device |
US8692838B2 (en) | 2004-11-24 | 2014-04-08 | Qualcomm Incorporated | Methods and systems for updating a buffer |
US8667363B2 (en) | 2004-11-24 | 2014-03-04 | Qualcomm Incorporated | Systems and methods for implementing cyclic redundancy checks |
US8539119B2 (en) | 2004-11-24 | 2013-09-17 | Qualcomm Incorporated | Methods and apparatus for exchanging messages having a digital data interface device message format |
EP1815626A2 (en) * | 2004-11-24 | 2007-08-08 | QUALCOMM Incorporated | Double data rate serial encoder |
US8699330B2 (en) | 2004-11-24 | 2014-04-15 | Qualcomm Incorporated | Systems and methods for digital data transmission rate control |
US8730069B2 (en) | 2005-11-23 | 2014-05-20 | Qualcomm Incorporated | Double data rate serial encoder |
US8692839B2 (en) | 2005-11-23 | 2014-04-08 | Qualcomm Incorporated | Methods and systems for updating a buffer |
US8044833B2 (en) | 2009-01-16 | 2011-10-25 | Raytheon Company | High speed serializer |
WO2010083371A1 (en) * | 2009-01-16 | 2010-07-22 | Raytheon Company | High speed serializer |
WO2011150172A1 (en) * | 2010-05-28 | 2011-12-01 | Qualcomm Incorporated | Method and apparatus to serialize parallel data input values |
US8405426B2 (en) | 2010-05-28 | 2013-03-26 | Qualcomm Incorporated | Method and apparatus to serialize parallel data input values |
Also Published As
Publication number | Publication date |
---|---|
CH690978A5 (fr) | 2001-03-15 |
FR2729528B1 (zh) | 1997-03-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2729528A1 (fr) | Circuit de multiplexage | |
EP0645888B1 (fr) | Ligne à retard numérique | |
FR92366E (zh) | ||
FR2482746A1 (zh) | ||
EP0595734B1 (fr) | Multiplexeur recevant en entrée une pluralité de signaux identiques mais déphasés | |
EP0298002B1 (fr) | Mémoire de transposition pour circuit de traitement de données | |
EP1114377B1 (fr) | Systeme modulaire d'acquisition de donnees | |
EP0872959A1 (fr) | Diviseur de fréquence à faible bruit. | |
FR2473814A1 (fr) | Circuit mos dynamique ne dependant pas d'un rapport de resistances destine a constituer des circuits logiques divers | |
FR3053485A1 (fr) | Procede et circuit de controle dynamique de consommation d'energie | |
EP1436896B1 (fr) | Circuit compteur diviseur double mode a phase commutee pour un synthetiseur de frequence | |
FR2736776A1 (fr) | Synthetiseur de frequences | |
EP0039635A1 (fr) | Procédé d'arbitration centralisée, et arbitreur centralisé | |
US7642865B2 (en) | System and method for multiple-phase clock generation | |
EP1803061B1 (fr) | Systeme de processeur parallele reconfigurable, modulaire et hierarchique | |
TWI422157B (zh) | 相位產生裝置及相位產生方法 | |
FR2666706A1 (fr) | Compteur/divisdeur rapide et application a un compteur avaleur. | |
EP0734122B1 (fr) | Elément de mémoire du type bascule maítre-esclave, réalisé en technologie CMOS | |
EP0317863A1 (fr) | Dispositif de retard d'au moins un train de données binaires à haut débit | |
FR2865326A1 (fr) | Procede et dispositif de division de frequence | |
FR2875316A1 (fr) | Dispositif et procede pour produire une suite de nombres | |
FR2820254A1 (fr) | Division fractionnelle de frequence d'un signal numerique | |
JP3257938B2 (ja) | 半導体集積回路装置 | |
FR2623320A1 (fr) | Memoire de type dynamique | |
FR2986679A1 (fr) | Generateur de nombres aleatoires vrais |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |