FR2680893A1 - Dispositif pour accoupler des appareils peripheriques a des ordinateurs. - Google Patents

Dispositif pour accoupler des appareils peripheriques a des ordinateurs. Download PDF

Info

Publication number
FR2680893A1
FR2680893A1 FR9210228A FR9210228A FR2680893A1 FR 2680893 A1 FR2680893 A1 FR 2680893A1 FR 9210228 A FR9210228 A FR 9210228A FR 9210228 A FR9210228 A FR 9210228A FR 2680893 A1 FR2680893 A1 FR 2680893A1
Authority
FR
France
Prior art keywords
data
connector
lines
peripheral devices
terminals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
FR9210228A
Other languages
English (en)
French (fr)
Inventor
Nilsen Terje
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tandberg Data AS
Original Assignee
Tandberg Data AS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tandberg Data AS filed Critical Tandberg Data AS
Publication of FR2680893A1 publication Critical patent/FR2680893A1/fr
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0004—Parallel ports, e.g. centronics

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Accessory Devices And Overall Control Thereof (AREA)
FR9210228A 1991-08-26 1992-08-24 Dispositif pour accoupler des appareils peripheriques a des ordinateurs. Pending FR2680893A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19914128266 DE4128266C2 (de) 1991-08-26 1991-08-26 Vorrichtung zum Ankoppeln von Peripheriegeräten an Computer

Publications (1)

Publication Number Publication Date
FR2680893A1 true FR2680893A1 (fr) 1993-03-05

Family

ID=6439135

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9210228A Pending FR2680893A1 (fr) 1991-08-26 1992-08-24 Dispositif pour accoupler des appareils peripheriques a des ordinateurs.

Country Status (3)

Country Link
DE (1) DE4128266C2 (de)
FR (1) FR2680893A1 (de)
GB (1) GB2259165A (de)

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
"Parallele Schnittstelle: druckeranschluss gekonnt genutzt", CHIP ZEITSCHRIFT FUER MIKROCOMPUTER-TECHNIK, no. 6, June 1991 (1991-06-01), WURZBURG DE, pages 71 - 76 *

Also Published As

Publication number Publication date
DE4128266A1 (de) 1993-03-11
GB9217171D0 (en) 1992-09-23
GB2259165A (en) 1993-03-03
DE4128266C2 (de) 1995-03-09

Similar Documents

Publication Publication Date Title
US7554351B2 (en) Chip burning system for burning chips of motherboard
US5727207A (en) Method and apparatus for automatically loading configuration data on reset into a host adapter integrated circuit
WO2021238268A1 (zh) 一种同一槽位兼容不同带宽的pcie设备、装置及方法
US20070043898A1 (en) Information processing system
CN104881389B (zh) 无时钟的串行从设备
JP6854407B2 (ja) カード装置、ホスト装置および通信方法
CN110502462B (zh) 一种ocp转接卡和服务器
FR2568389A1 (fr) Systeme d'instrumentation pour un ordinateur personnel comportant un module porteur et des modules d'instrument enfichables
US20070226571A1 (en) Protocol analyzer for consumer electronics
EP0860778A1 (de) Vorrichtung und Verfahren zur Fehlererkennung in einer integrierten Schaltung mit einer parallelen-seriellen Anschlussstelle
US6845274B2 (en) Communication port control module for lighting systems
CN1987835A (zh) 实现多个fpga映像文件串行下载的系统及其相关计算机
FR2680893A1 (fr) Dispositif pour accoupler des appareils peripheriques a des ordinateurs.
US11609872B2 (en) Integrated circuit having lanes interchangeable between clock and data lanes in clock forward interface receiver
EP0102278A1 (de) Universelle Kopplungsvorrichtung für die Kommunikation zwischen Informationsverarbeitungssystemen und mindestens einer peripheren Einheit
US20060179372A1 (en) Signal drive de-emphasis control for serial bus
GB2264576A (en) Serial control apparatus
FR2776400A1 (fr) Sous-systeme de disques a multiples interfaces configurables
US8694839B2 (en) Method and system for testing chips
US4420818A (en) Fast load cassette tape recorder interface
EP2743835B1 (de) Bidirektionaler Datenaustauschschaltkreis
US8209571B2 (en) Valid-transmission verifying circuit and a semiconductor device including the same
KR940007479Y1 (ko) 복수 프로세서 간의 데이타 전송회로
JP3075820B2 (ja) 終端抵抗検出回路
US7187618B2 (en) Circuit of SDRAM and method for data communication