FR2677147B1 - Dispositif de translation d'adresse capable d'obtenir en un temps plus bref une adresse reelle a partir d'une adresse virtuelle. - Google Patents
Dispositif de translation d'adresse capable d'obtenir en un temps plus bref une adresse reelle a partir d'une adresse virtuelle.Info
- Publication number
- FR2677147B1 FR2677147B1 FR9206598A FR9206598A FR2677147B1 FR 2677147 B1 FR2677147 B1 FR 2677147B1 FR 9206598 A FR9206598 A FR 9206598A FR 9206598 A FR9206598 A FR 9206598A FR 2677147 B1 FR2677147 B1 FR 2677147B1
- Authority
- FR
- France
- Prior art keywords
- address
- obtaining
- device capable
- shorter time
- translation device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
- G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
- G06F12/1054—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache the data cache being concurrently physically addressed
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15536191A JP3190700B2 (ja) | 1991-05-31 | 1991-05-31 | アドレス変換装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2677147A1 FR2677147A1 (fr) | 1992-12-04 |
FR2677147B1 true FR2677147B1 (fr) | 1997-03-28 |
Family
ID=15604236
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR9206598A Expired - Fee Related FR2677147B1 (fr) | 1991-05-31 | 1992-06-01 | Dispositif de translation d'adresse capable d'obtenir en un temps plus bref une adresse reelle a partir d'une adresse virtuelle. |
Country Status (3)
Country | Link |
---|---|
US (1) | US5386530A (fr) |
JP (1) | JP3190700B2 (fr) |
FR (1) | FR2677147B1 (fr) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH087717B2 (ja) * | 1991-09-03 | 1996-01-29 | 富士通株式会社 | 動的アドレス変換処理装置 |
US5526503A (en) * | 1993-10-06 | 1996-06-11 | Ast Research, Inc. | Virtual addressing buffer circuit |
US5463750A (en) * | 1993-11-02 | 1995-10-31 | Intergraph Corporation | Method and apparatus for translating virtual addresses in a data processing system having multiple instruction pipelines and separate TLB's |
US5659697A (en) * | 1994-12-14 | 1997-08-19 | International Business Machines Corporation | Translation lookaside buffer for faster processing in response to availability of a first virtual address portion before a second virtual address portion |
US5924125A (en) * | 1995-08-01 | 1999-07-13 | Arya; Siamak | Method and apparatus for parallel access to consecutive TLB entries |
EP0814406A1 (fr) * | 1996-06-19 | 1997-12-29 | Motorola, Inc. | Procédé et dispositif de transformation d'une adresse virtuelle |
DE10002120B4 (de) | 1999-02-13 | 2006-04-20 | International Business Machines Corp. | Adressumsetzpufferanordnung und Verfahren für den Betrieb einer Adressumsetzpufferanordnung |
KR20190028403A (ko) | 2019-02-26 | 2019-03-18 | 충남대학교산학협력단 | 곤충 동정 끈끈이 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3761881A (en) * | 1971-06-30 | 1973-09-25 | Ibm | Translation storage scheme for virtual memory system |
US4453230A (en) * | 1977-12-29 | 1984-06-05 | Tokyo Shibaura Electric Co., Ltd. | Address conversion system |
JPS635444A (ja) * | 1986-06-25 | 1988-01-11 | Hitachi Ltd | マイクロプロセツサ |
US5179680A (en) * | 1987-04-20 | 1993-01-12 | Digital Equipment Corporation | Instruction storage and cache miss recovery in a high speed multiprocessing parallel processing apparatus |
US5226133A (en) * | 1989-12-01 | 1993-07-06 | Silicon Graphics, Inc. | Two-level translation look-aside buffer using partial addresses for enhanced speed |
US5305444A (en) * | 1990-12-21 | 1994-04-19 | Sun Microsystems, Inc. | Apparatus for increasing the number of hits in a translation lookaside buffer including instruction address lookaside register |
-
1991
- 1991-05-31 JP JP15536191A patent/JP3190700B2/ja not_active Expired - Fee Related
-
1992
- 1992-05-29 US US07/889,908 patent/US5386530A/en not_active Expired - Fee Related
- 1992-06-01 FR FR9206598A patent/FR2677147B1/fr not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US5386530A (en) | 1995-01-31 |
FR2677147A1 (fr) | 1992-12-04 |
JP3190700B2 (ja) | 2001-07-23 |
JPH04354039A (ja) | 1992-12-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MX9102141A (es) | Dispositivo de juego computarizado | |
FR2734147B1 (fr) | Dispositif d'osteosynthese implantable | |
FR2654938B1 (fr) | Dispositif d'administration. | |
FR2651901B1 (fr) | Appareil de formation d'images. | |
FR2677147B1 (fr) | Dispositif de translation d'adresse capable d'obtenir en un temps plus bref une adresse reelle a partir d'une adresse virtuelle. | |
DE69701916T2 (de) | Einbettung von Anrufen von virtuellen Gerättreibern in eine dynamische Verbindungsbibliothek | |
FR2738490B1 (fr) | Dispositif d'irradiation pivotant | |
FR2603624B1 (fr) | Dispositif d'enduction a court temps de maintien | |
DE69626162D1 (de) | Wertmarkenspielgerät | |
FR2734674B1 (fr) | Dispositif d'ecretage | |
IT1280936B1 (it) | Piattaforma di supporto della persona in un sistema di simulazione a realta' virtuale. | |
FR2730572B1 (fr) | Dispositif d'interface | |
FR2731332B1 (fr) | Dispositif d'affichage perfectionne | |
FR2770655B1 (fr) | Dispositif d'animation pour representations graphiques et/ou picturales | |
FR2743161B1 (fr) | Dispositif de formation d'image | |
FR2730974B1 (fr) | Dispositif d'entrainement | |
FR2636146B1 (fr) | Appareil de formation d'images | |
FR2674296B1 (fr) | Dispositif de fixation, a une paroi, d'un boitier ou d'un support de groupes structurels. | |
FR2639723B1 (fr) | Projecteur d'image reelle lumineuse reflechie | |
FR2695784B1 (fr) | Procede et dispositif d'obtention d'images a partir d'originaux-images. | |
FR2609056B1 (fr) | Dispositif destine a creer des dessins et a modifier la structure et la masse d'un voile textile | |
FR2643506B1 (fr) | Dispositif generateur d'ondes hyperfrequences a cathode virtuelle | |
FR2739575B1 (fr) | Dispositif de brassage d'une substance | |
FR2667958B3 (fr) | Dispositif d'indication de temps. | |
FR2647996B3 (fr) | Appareil muni d'un dispositif de restitution de la composante continue ameliore |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |