FR2519440B1 - Procede et dispositif d'attribution de l'acces a un bus utilise en mode partage - Google Patents

Procede et dispositif d'attribution de l'acces a un bus utilise en mode partage

Info

Publication number
FR2519440B1
FR2519440B1 FR8300037A FR8300037A FR2519440B1 FR 2519440 B1 FR2519440 B1 FR 2519440B1 FR 8300037 A FR8300037 A FR 8300037A FR 8300037 A FR8300037 A FR 8300037A FR 2519440 B1 FR2519440 B1 FR 2519440B1
Authority
FR
France
Prior art keywords
sharing mode
bus used
allocating access
allocating
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR8300037A
Other languages
English (en)
Other versions
FR2519440A1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
Western Electric Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co Inc filed Critical Western Electric Co Inc
Publication of FR2519440A1 publication Critical patent/FR2519440A1/fr
Application granted granted Critical
Publication of FR2519440B1 publication Critical patent/FR2519440B1/fr
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/374—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a self-select method with individual priority code comparator
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Bus Control (AREA)
  • Telephonic Communication Services (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
FR8300037A 1982-01-07 1983-01-04 Procede et dispositif d'attribution de l'acces a un bus utilise en mode partage Expired FR2519440B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/337,672 US4463445A (en) 1982-01-07 1982-01-07 Circuitry for allocating access to a demand-shared bus

Publications (2)

Publication Number Publication Date
FR2519440A1 FR2519440A1 (fr) 1983-07-08
FR2519440B1 true FR2519440B1 (fr) 1985-07-12

Family

ID=23321519

Family Applications (1)

Application Number Title Priority Date Filing Date
FR8300037A Expired FR2519440B1 (fr) 1982-01-07 1983-01-04 Procede et dispositif d'attribution de l'acces a un bus utilise en mode partage

Country Status (8)

Country Link
US (1) US4463445A (fr)
KR (1) KR880002196B1 (fr)
CA (1) CA1193338A (fr)
DE (1) DE3300260A1 (fr)
FR (1) FR2519440B1 (fr)
GB (1) GB2114334B (fr)
NL (1) NL8300040A (fr)
SE (1) SE450055B (fr)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4620278A (en) * 1983-08-29 1986-10-28 Sperry Corporation Distributed bus arbitration according each bus user the ability to inhibit all new requests to arbitrate the bus, or to cancel its own pending request, and according the highest priority user the ability to stop the bus
US4633394A (en) * 1984-04-24 1986-12-30 International Business Machines Corp. Distributed arbitration for multiple processors
DE3546662C3 (de) * 1985-02-22 1997-04-03 Bosch Gmbh Robert Verfahren zum Betreiben einer Datenverarbeitungsanlage
US4703420A (en) * 1985-02-28 1987-10-27 International Business Machines Corporation System for arbitrating use of I/O bus by co-processor and higher priority I/O units in which co-processor automatically request bus access in anticipation of need
US4760515A (en) * 1985-10-28 1988-07-26 International Business Machines Corporation Arbitration apparatus for determining priority of access to a shared bus on a rotating priority basis
US4794516A (en) * 1985-10-31 1988-12-27 International Business Machines Corporation Method and apparatus for communicating data between a host and a plurality of parallel processors
US4809164A (en) * 1986-03-26 1989-02-28 Tandem Computers Incorporated Processor controlled modifying of tabled input/output priority
US5146565A (en) * 1986-07-18 1992-09-08 Intel Corporation I/O Control system having a plurality of access enabling bits for controlling access to selective ports of an I/O device
JP2633900B2 (ja) * 1988-04-22 1997-07-23 株式会社日立製作所 共通バス制御方法
US5349690A (en) * 1988-05-11 1994-09-20 Digital Equipment Corporation Fair arbitration scheme for arbitrating between multiple nodes in a computer system seeking control of a common bus
US4961140A (en) * 1988-06-29 1990-10-02 International Business Machines Corporation Apparatus and method for extending a parallel synchronous data and message bus
US5088024A (en) * 1989-01-31 1992-02-11 Wisconsin Alumni Research Foundation Round-robin protocol method for arbitrating access to a shared bus arbitration providing preference to lower priority units after bus access by a higher priority unit
US5274774A (en) * 1989-01-31 1993-12-28 Wisconsin Alumni Research Foundation First-come first-serve arbitration protocol
US5168568A (en) * 1989-02-06 1992-12-01 Compaq Computer Corporation Delaying arbitration of bus access in digital computers
US5060139A (en) * 1989-04-07 1991-10-22 Tektronix, Inc. Futurebus interrupt subsystem apparatus
EP0461219B1 (fr) * 1990-01-02 1996-02-28 Motorola, Inc. Interruption en serie de micro-ordinateurs
US5212796A (en) * 1990-01-02 1993-05-18 Motorola, Inc. System with modules using priority numbers related to interrupt vectors for bit-serial-arbitration on independent arbitration bus while CPU executing instructions
US5263163A (en) * 1990-01-19 1993-11-16 Codex Corporation Arbitration among multiple users of a shared resource
US5414818A (en) * 1990-04-06 1995-05-09 Mti Technology Corporation Method and apparatus for controlling reselection of a bus by overriding a prioritization protocol
CA2051029C (fr) * 1990-11-30 1996-11-05 Pradeep S. Sindhu Arbitrage de bus de transmission de paquets commutes, y compris les bus de multiprocesseurs a memoire commune
US5301282A (en) * 1991-10-15 1994-04-05 International Business Machines Corp. Controlling bus allocation using arbitration hold
US5265092A (en) * 1992-03-18 1993-11-23 Digital Equipment Corporation Synchronization mechanism for link state packet routing
US5535395A (en) * 1992-10-02 1996-07-09 Compaq Computer Corporation Prioritization of microprocessors in multiprocessor computer systems
US5553310A (en) * 1992-10-02 1996-09-03 Compaq Computer Corporation Split transactions and pipelined arbitration of microprocessors in multiprocessing computer systems
US5553248A (en) * 1992-10-02 1996-09-03 Compaq Computer Corporation System for awarding the highest priority to a microprocessor releasing a system bus after aborting a locked cycle upon detecting a locked retry signal
DE4304187B4 (de) * 1993-02-12 2005-11-10 Tenovis Gmbh & Co. Kg Verfahren zur Beschleunigung des Zugriffswettbewerbs für an ein Bussystem angeschlossene Stationen in Kommunikations-Vermittlungsanlagen
US5546548A (en) * 1993-03-31 1996-08-13 Intel Corporation Arbiter and arbitration process for a dynamic and flexible prioritization
US5717947A (en) * 1993-03-31 1998-02-10 Motorola, Inc. Data processing system and method thereof
US5388245A (en) * 1993-06-01 1995-02-07 Intel Corporation Memory arbitration method and apparatus for multiple-cycle memory coprocessors employing a data cache unit and stack RAM
US5548771A (en) * 1993-11-02 1996-08-20 Motorola Inc. Multi-processor data processing system having multiple ports coupled to multiple interface circuits
US5603046A (en) * 1993-11-02 1997-02-11 Motorola Inc. Method for complex data movement in a multi-processor data processing system
DE19614238C1 (de) * 1996-04-10 1997-12-11 Siemens Ag Kommunikationssystem mit einer Meisterstation und mindestens einer Sklavenstation
US5898694A (en) * 1996-12-30 1999-04-27 Cabletron Systems, Inc. Method of round robin bus arbitration
US6356560B1 (en) * 1997-05-30 2002-03-12 Adtran, Inc. Arbitration mechanism for statistically multiplexed frame relay switching system
US5909558A (en) * 1997-07-31 1999-06-01 Linzmeier; Daniel Low power serial arbitration system
KR100455396B1 (ko) * 2002-10-14 2004-11-06 삼성전자주식회사 마스터 블록들의 우선 순위를 결정하는 파라미터 발생회로 및 파라미터 발생 방법.
DE102004013635B4 (de) * 2004-03-19 2006-04-20 Infineon Technologies Ag Verfahren zur Vergabe von Buszugriffsrechten in Multimaster-Bussystemen, sowie Multimaster-Bussystem zur Durchführung des Verfahrens
DE102010023569A1 (de) * 2010-06-08 2011-12-08 Siemens Aktiengesellschaft Verteiltes Kommunikationssystem, insbesondere für Leistungsschalter
US8706936B2 (en) 2011-11-14 2014-04-22 Arm Limited Integrated circuit having a bus network, and method for the integrated circuit

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4871547A (fr) * 1971-12-27 1973-09-27 Hitachi Ltd
GB1365838A (en) * 1972-04-21 1974-09-04 Ibm Data handling system
US3983540A (en) * 1975-09-08 1976-09-28 Honeywell Inc. Rapid bus priority resolution
US4096571A (en) * 1976-09-08 1978-06-20 Codex Corporation System for resolving memory access conflicts among processors and minimizing processor waiting times for access to memory by comparing waiting times and breaking ties by an arbitrary priority ranking
SE414087B (sv) * 1977-02-28 1980-07-07 Ellemtel Utvecklings Ab Anordning i ett datorsystem vid utsendning av signaler fran en processor till en eller flera andra processorer varvid prioriterade signaler sends direkt utan tidsfordrojning och oprioriterade signalers ordningsfoljd ...
US4209840A (en) * 1978-06-28 1980-06-24 Honeywell Inc. Data processing protocol system
US4320452A (en) * 1978-06-29 1982-03-16 Standard Oil Company (Indiana) Digital bus and control circuitry for data routing and transmission
US4281380A (en) * 1978-12-27 1981-07-28 Harris Corporation Bus collision avoidance system for distributed network data processing communications system
US4281381A (en) * 1979-05-14 1981-07-28 Bell Telephone Laboratories, Incorporated Distributed first-come first-served bus allocation apparatus
DE3009308A1 (de) * 1980-03-11 1981-10-01 Siemens AG, 1000 Berlin und 8000 München Verfahren und anordnung zum uebertragen von datensignalen

Also Published As

Publication number Publication date
SE8207441D0 (sv) 1982-12-28
DE3300260A1 (de) 1983-07-14
GB8300292D0 (en) 1983-02-09
GB2114334B (en) 1985-09-18
SE450055B (sv) 1987-06-01
SE8207441L (sv) 1983-07-08
GB2114334A (en) 1983-08-17
KR880002196B1 (ko) 1988-10-17
KR840003564A (ko) 1984-09-08
CA1193338A (fr) 1985-09-10
US4463445A (en) 1984-07-31
NL8300040A (nl) 1983-08-01
FR2519440A1 (fr) 1983-07-08
DE3300260C2 (fr) 1990-02-22

Similar Documents

Publication Publication Date Title
FR2519440B1 (fr) Procede et dispositif d'attribution de l'acces a un bus utilise en mode partage
FR2519442B1 (fr) Systeme d'attribution de l'acces a un bus utilise en mode partage
FR2519441B1 (fr) Systeme de selection de priorite pour l'acces a un bus utilise en mode partage
GB2020456B (en) Multi-cpu and shared device access system and method
HK103796A (en) Multiprocessor memory management method and apparatus
GB2181577B (en) Arbitrator for allocating access to data processing resources
DE3380128D1 (en) Data entry device
FR2519443B1 (fr) Systeme d'attribution de l'acces a une ressource utilisee en mode partage a la demande
FR2594242B1 (fr) Procede et appareil d'acces direct en memoire
EP0090379A3 (en) Data track searching device
DE3380322D1 (en) Computer memory
ZA834872B (en) Data transfer system and method
DE3176192D1 (en) Component identification in computer system
GB8325246D0 (en) Multiprocessor computing system
JPS5789133A (en) Text-stream changing device in word processing system
FR2537308B1 (fr) Procede et dispositif de transmission d'informations
GB8305089D0 (en) Apparatus to communicate information in borehole
HK5890A (en) Procedure and apparatus for inter processor data transfer in a multiprocessor system
FR2533044B1 (fr) Procede d'introduction de donnees de modeles graphiques
DE3480303D1 (en) Arbitration device for access to a shared resource
FR2554952B1 (fr) Procede et systeme d'adressage pour memoire dynamique
GB2132797B (en) System for detecting access to storage
EP0105755A3 (en) Selective accessing in data processing systems
FR2527581B1 (fr) Plate-forme d'acces
GB8323914D0 (en) Computer system