FR2517882B1 - - Google Patents

Info

Publication number
FR2517882B1
FR2517882B1 FR8123026A FR8123026A FR2517882B1 FR 2517882 B1 FR2517882 B1 FR 2517882B1 FR 8123026 A FR8123026 A FR 8123026A FR 8123026 A FR8123026 A FR 8123026A FR 2517882 B1 FR2517882 B1 FR 2517882B1
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR8123026A
Other languages
French (fr)
Other versions
FR2517882A1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Thomson CSF SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson CSF SA filed Critical Thomson CSF SA
Priority to FR8123026A priority Critical patent/FR2517882A1/fr
Priority to DE8282402181T priority patent/DE3264586D1/de
Priority to EP82402181A priority patent/EP0081422B1/fr
Priority to JP57214596A priority patent/JPS58107651A/ja
Publication of FR2517882A1 publication Critical patent/FR2517882A1/fr
Application granted granted Critical
Publication of FR2517882B1 publication Critical patent/FR2517882B1/fr
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0952Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using Schottky type FET MESFET
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/05Manufacture or treatment characterised by using material-based technologies using Group III-V technology
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N89/00Integrated devices, or assemblies of multiple devices, comprising at least one bulk negative resistance effect element covered by group H10N80/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
FR8123026A 1981-12-09 1981-12-09 Procede collectif de fabrication de circuits logiques comportant au moins un transistor a effet de champ du type a faible tension de seuil et une resistance saturable, et circuit logique realise par un tel procede Granted FR2517882A1 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
FR8123026A FR2517882A1 (fr) 1981-12-09 1981-12-09 Procede collectif de fabrication de circuits logiques comportant au moins un transistor a effet de champ du type a faible tension de seuil et une resistance saturable, et circuit logique realise par un tel procede
DE8282402181T DE3264586D1 (en) 1981-12-09 1982-11-30 Integrated process for manufacturing logical circuits comprising at least one field effect transistor having a low threshold voltage and a saturation resistor, and logical circuit made by that process
EP82402181A EP0081422B1 (fr) 1981-12-09 1982-11-30 Procédé collectif de fabrication de circuits logiques comportant au moins un transistor à effet de champ du type à faible tension de seuil, et une résistance saturable, et circuit logique réalisé par un tel procédé
JP57214596A JPS58107651A (ja) 1981-12-09 1982-12-07 論理回路の総合的製造方法及び該方法によつて製造される論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR8123026A FR2517882A1 (fr) 1981-12-09 1981-12-09 Procede collectif de fabrication de circuits logiques comportant au moins un transistor a effet de champ du type a faible tension de seuil et une resistance saturable, et circuit logique realise par un tel procede

Publications (2)

Publication Number Publication Date
FR2517882A1 FR2517882A1 (fr) 1983-06-10
FR2517882B1 true FR2517882B1 (enExample) 1984-01-27

Family

ID=9264838

Family Applications (1)

Application Number Title Priority Date Filing Date
FR8123026A Granted FR2517882A1 (fr) 1981-12-09 1981-12-09 Procede collectif de fabrication de circuits logiques comportant au moins un transistor a effet de champ du type a faible tension de seuil et une resistance saturable, et circuit logique realise par un tel procede

Country Status (4)

Country Link
EP (1) EP0081422B1 (enExample)
JP (1) JPS58107651A (enExample)
DE (1) DE3264586D1 (enExample)
FR (1) FR2517882A1 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0628336B2 (ja) * 1984-10-29 1994-04-13 富士通株式会社 論理回路
JPS6288355A (ja) * 1985-10-15 1987-04-22 Nec Corp Ic用抵抗体

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2449369A1 (fr) * 1979-02-13 1980-09-12 Thomson Csf Circuit logique comportant une resistance saturable

Also Published As

Publication number Publication date
JPS58107651A (ja) 1983-06-27
EP0081422A2 (fr) 1983-06-15
FR2517882A1 (fr) 1983-06-10
DE3264586D1 (en) 1985-08-08
EP0081422A3 (en) 1983-07-20
EP0081422B1 (fr) 1985-07-03

Similar Documents

Publication Publication Date Title
FR2504474B1 (enExample)
FR2504128B1 (enExample)
FR2503188B1 (enExample)
FR2504783B1 (enExample)
FR2500222B1 (enExample)
DE3120569C2 (enExample)
DE3136311C2 (enExample)
GR76538B (enExample)
FR2503167B1 (enExample)
FR2499108B1 (enExample)
FR2503126B1 (enExample)
FR2500010B1 (enExample)
FR2497987B1 (enExample)
FR2503815B1 (enExample)
FR2498535B1 (enExample)
FR2504625B1 (enExample)
CH671668GA3 (enExample)
FR2500397B1 (enExample)
FR2505299B3 (enExample)
FR2500422B1 (enExample)
FR2502670B3 (enExample)
FR2504373B1 (enExample)
FR2503164B1 (enExample)
FR2500515B1 (enExample)
FR2517882B1 (enExample)

Legal Events

Date Code Title Description
ST Notification of lapse