FR2449332A1 - Methode de protection de zones de contact sur des dispositifs a semi-conducteurs - Google Patents
Methode de protection de zones de contact sur des dispositifs a semi-conducteursInfo
- Publication number
- FR2449332A1 FR2449332A1 FR8003136A FR8003136A FR2449332A1 FR 2449332 A1 FR2449332 A1 FR 2449332A1 FR 8003136 A FR8003136 A FR 8003136A FR 8003136 A FR8003136 A FR 8003136A FR 2449332 A1 FR2449332 A1 FR 2449332A1
- Authority
- FR
- France
- Prior art keywords
- layer
- nitride
- semiconductor devices
- islands
- contact areas
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB7905111A GB2042801B (en) | 1979-02-13 | 1979-02-13 | Contacting semicnductor devices |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2449332A1 true FR2449332A1 (fr) | 1980-09-12 |
FR2449332B1 FR2449332B1 (US06265458-20010724-C00056.png) | 1983-10-28 |
Family
ID=10503176
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR8003136A Granted FR2449332A1 (fr) | 1979-02-13 | 1980-02-13 | Methode de protection de zones de contact sur des dispositifs a semi-conducteurs |
Country Status (5)
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR1549386A (US06265458-20010724-C00056.png) * | 1966-10-05 | 1968-12-13 | ||
FR1594694A (US06265458-20010724-C00056.png) * | 1967-10-28 | 1970-07-17 | ||
FR2130351A1 (US06265458-20010724-C00056.png) * | 1971-03-19 | 1972-11-03 | Itt | |
US4039359A (en) * | 1975-10-11 | 1977-08-02 | Hitachi, Ltd. | Method of manufacturing a flattened semiconductor device |
FR2344127A1 (fr) * | 1976-03-11 | 1977-10-07 | Siemens Ag | Procede pour fabriquer des composants a semi-conducteurs |
-
1979
- 1979-02-13 GB GB7905111A patent/GB2042801B/en not_active Expired
-
1980
- 1980-02-06 JP JP1255780A patent/JPS55110039A/ja active Pending
- 1980-02-07 DE DE19803004480 patent/DE3004480A1/de not_active Withdrawn
- 1980-02-13 IT IT8019876A patent/IT1209190B/it active
- 1980-02-13 FR FR8003136A patent/FR2449332A1/fr active Granted
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR1549386A (US06265458-20010724-C00056.png) * | 1966-10-05 | 1968-12-13 | ||
US3970486A (en) * | 1966-10-05 | 1976-07-20 | U.S. Philips Corporation | Methods of producing a semiconductor device and a semiconductor device produced by said method |
FR1594694A (US06265458-20010724-C00056.png) * | 1967-10-28 | 1970-07-17 | ||
GB1205320A (en) * | 1967-10-28 | 1970-09-16 | Nippon Telegraph & Telephone | Improvements in or relating to the production of semiconductor devices |
FR2130351A1 (US06265458-20010724-C00056.png) * | 1971-03-19 | 1972-11-03 | Itt | |
US4039359A (en) * | 1975-10-11 | 1977-08-02 | Hitachi, Ltd. | Method of manufacturing a flattened semiconductor device |
FR2344127A1 (fr) * | 1976-03-11 | 1977-10-07 | Siemens Ag | Procede pour fabriquer des composants a semi-conducteurs |
Non-Patent Citations (1)
Title |
---|
EXBK/78 * |
Also Published As
Publication number | Publication date |
---|---|
IT8019876A0 (it) | 1980-02-13 |
FR2449332B1 (US06265458-20010724-C00056.png) | 1983-10-28 |
JPS55110039A (en) | 1980-08-25 |
GB2042801B (en) | 1983-12-14 |
IT1209190B (it) | 1989-07-16 |
GB2042801A (en) | 1980-09-24 |
DE3004480A1 (de) | 1980-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SU654198A3 (ru) | Способ изготовлени интегральных схем | |
US4519126A (en) | Method of fabricating high speed CMOS devices | |
KR890004404A (ko) | 자기정합 금속 형성방법 및 반도체 소자 | |
US4109372A (en) | Method for making an insulated gate field effect transistor utilizing a silicon gate and silicide interconnection vias | |
US4045250A (en) | Method of making a semiconductor device | |
US4221044A (en) | Self-alignment of gate contacts at local or remote sites | |
KR940016754A (ko) | 전면성 텅스텐 플러그 제조방법 | |
US4419813A (en) | Method for fabricating semiconductor device | |
JPS6151435B2 (US06265458-20010724-C00056.png) | ||
US4816425A (en) | Polycide process for integrated circuits | |
US4231051A (en) | Process for producing minimal geometry devices for VSLI applications utilizing self-aligned gates and self-aligned contacts, and resultant structures | |
JPS5940296B2 (ja) | 超大規模集積回路の形成方法 | |
US4265685A (en) | Utilizing simultaneous masking and diffusion of peripheral substrate areas | |
US4363830A (en) | Method of forming tapered contact holes for integrated circuit devices | |
US4160260A (en) | Planar semiconductor devices and method of making the same | |
US4525733A (en) | Patterning method for reducing hillock density in thin metal films and a structure produced thereby | |
US6066549A (en) | Semiconductor processing method of forming a conductive gate line and semiconductor processing method of making ohmic contact between a transistor gate line and a substrate diffusion region | |
US4700215A (en) | Polycide electrodes for integrated circuits | |
KR950021084A (ko) | 금속선과 콘택 플러그의 동시 형성방법 | |
US4069577A (en) | Method of making a semiconductor device | |
GB1453270A (en) | Field effect devices | |
US3936859A (en) | Semiconductor device including a conductor surrounded by an insulator | |
US3834959A (en) | Process for the formation of selfaligned silicon and aluminum gates | |
EP0081226A3 (en) | Method of making semiconductor device | |
US4177096A (en) | Method for manufacturing a semiconductor integrated circuit device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |