FR2432738A1 - Dispositif de correction d'erreur hors-cycle - Google Patents
Dispositif de correction d'erreur hors-cycleInfo
- Publication number
- FR2432738A1 FR2432738A1 FR7919606A FR7919606A FR2432738A1 FR 2432738 A1 FR2432738 A1 FR 2432738A1 FR 7919606 A FR7919606 A FR 7919606A FR 7919606 A FR7919606 A FR 7919606A FR 2432738 A1 FR2432738 A1 FR 2432738A1
- Authority
- FR
- France
- Prior art keywords
- error
- correction
- instruction buffer
- clock generator
- data processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Detection And Correction Of Errors (AREA)
- Hardware Redundancy (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
Dispositif de détection et de correction d'erreur hors-cycle de transmission de données d'une mémoire de commande à une unité centrale de traitement de données. Le dispositif comprend un premier moyen pour extraire un groupe de données de la mémoire et le transférer à un tampon instruction de l'unité centrale et à un circuit de détection et de correction d'erreur, et un second moyen pour envoyer les données corrigées au tampon d'instruction en cas d'erreur corrigible détectée par le circuit de détection, ledit circuit de détection et de correction d'erreur comprenant un moyen pour engendrer un signal d'arrêt en cas d'erreur non corrigible détectée par ce circuit. Application à la détection et à la correction d'erreurs multiples.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US93096578A | 1978-08-04 | 1978-08-04 |
Publications (1)
Publication Number | Publication Date |
---|---|
FR2432738A1 true FR2432738A1 (fr) | 1980-02-29 |
Family
ID=25460026
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7919606A Withdrawn FR2432738A1 (fr) | 1978-08-04 | 1979-07-30 | Dispositif de correction d'erreur hors-cycle |
Country Status (5)
Country | Link |
---|---|
JP (1) | JPS5525193A (fr) |
AU (1) | AU529131B2 (fr) |
CA (1) | CA1136282A (fr) |
DE (1) | DE2915159A1 (fr) |
FR (1) | FR2432738A1 (fr) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4058851A (en) * | 1976-10-18 | 1977-11-15 | Sperry Rand Corporation | Conditional bypass of error correction for dual memory access time selection |
FR2412885A1 (fr) * | 1977-12-23 | 1979-07-20 | Honeywell Inf Systems Italia | Memoire munie d'un dispositif detecteur et correcteur d'erreurs a intervention selective |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5245846A (en) * | 1975-10-08 | 1977-04-11 | Fujitsu Ltd | Error correction detection system |
JPS5447540A (en) * | 1977-09-22 | 1979-04-14 | Hitachi Ltd | Fault correction system for control memory |
-
1979
- 1979-04-12 DE DE19792915159 patent/DE2915159A1/de active Granted
- 1979-04-30 CA CA000326658A patent/CA1136282A/fr not_active Expired
- 1979-06-14 JP JP7515579A patent/JPS5525193A/ja active Pending
- 1979-07-20 AU AU49118/79A patent/AU529131B2/en not_active Ceased
- 1979-07-30 FR FR7919606A patent/FR2432738A1/fr not_active Withdrawn
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4058851A (en) * | 1976-10-18 | 1977-11-15 | Sperry Rand Corporation | Conditional bypass of error correction for dual memory access time selection |
FR2412885A1 (fr) * | 1977-12-23 | 1979-07-20 | Honeywell Inf Systems Italia | Memoire munie d'un dispositif detecteur et correcteur d'erreurs a intervention selective |
Non-Patent Citations (2)
Title |
---|
EXBK/74 * |
EXBK/77 * |
Also Published As
Publication number | Publication date |
---|---|
CA1136282A (fr) | 1982-11-23 |
DE2915159C2 (fr) | 1989-01-05 |
JPS5525193A (en) | 1980-02-22 |
AU4911879A (en) | 1980-02-07 |
DE2915159A1 (de) | 1980-02-21 |
AU529131B2 (en) | 1983-05-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU5394590A (en) | Method and apparatus for detecting and correcting errors in a pipelined computer system | |
ES8700462A1 (es) | Un sistema de recuperacion de errores en un ordenador de da-tos del tipo de conducto | |
JPS56169300A (en) | Data processor system with refresh and error detecting and correcting device | |
BR7506545A (pt) | Aparelho de armazenamento de agrupamentos e sistema de correcao de erros em processamentos posteriores | |
DE3854026D1 (de) | Fehlertolerantes Rechnersystem mit Fehler-Eingrenzung. | |
BR9203849A (pt) | Aparelho para deteccao e restabelecimento de erros em um controlador de dma | |
GB2064840B (en) | Data processing system with edac (error detection and correction) | |
JPH044616B2 (fr) | ||
GB1264195A (fr) | ||
CA2017099A1 (fr) | Correction de parite sequentielle | |
FR2432738A1 (fr) | Dispositif de correction d'erreur hors-cycle | |
JPS5736355A (en) | Disk controlling equipment | |
JPS55120252A (en) | Error control system | |
JPS5764400A (en) | Error correction system of storage contents | |
FR2436445A1 (fr) | Dispositif de detection et de correction des erreurs arithmetiques dans le systeme de numeration a classes residuelles | |
JPH05224968A (ja) | データチェック方式 | |
JPS543444A (en) | Error detection system | |
JPS6052451B2 (ja) | マイクロ命令実行制御方式 | |
GB2033115B (en) | Apparatus for detecting and correcting errors in arithmetic processing of data represented in the numerical system of residual classes | |
JPH02103639A (ja) | マイクロプログラムのエラー訂正回路 | |
JPH04138532A (ja) | 暴走検出回路 | |
JPS5544691A (en) | Device for detecting and correcting error in calculating data indicated by residue class numerical system | |
JPS57161947A (en) | Microprogram controlled information processing device | |
Musicus et al. | A prototype for a fault tolerant parallel signal processor | |
JPS5635253A (en) | Control storage error recovery processing system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |