FR2429468A1 - Digital generator for sinusoidal signals - includes three function multipliers feeding back into adder and delay line - Google Patents
Digital generator for sinusoidal signals - includes three function multipliers feeding back into adder and delay lineInfo
- Publication number
- FR2429468A1 FR2429468A1 FR7818527A FR7818527A FR2429468A1 FR 2429468 A1 FR2429468 A1 FR 2429468A1 FR 7818527 A FR7818527 A FR 7818527A FR 7818527 A FR7818527 A FR 7818527A FR 2429468 A1 FR2429468 A1 FR 2429468A1
- Authority
- FR
- France
- Prior art keywords
- adder
- input
- delay line
- feeding back
- sinusoidal signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q1/00—Details of selecting apparatus or arrangements
- H04Q1/18—Electrical details
- H04Q1/30—Signalling arrangements; Manipulation of signalling currents
- H04Q1/44—Signalling arrangements; Manipulation of signalling currents using alternate current
- H04Q1/444—Signalling arrangements; Manipulation of signalling currents using alternate current with voice-band signalling frequencies
- H04Q1/45—Signalling arrangements; Manipulation of signalling currents using alternate current with voice-band signalling frequencies using multi-frequency signalling
- H04Q1/457—Signalling arrangements; Manipulation of signalling currents using alternate current with voice-band signalling frequencies using multi-frequency signalling with conversion of multifrequency signals into digital signals
- H04Q1/4575—Signalling arrangements; Manipulation of signalling currents using alternate current with voice-band signalling frequencies using multi-frequency signalling with conversion of multifrequency signals into digital signals which are transmitted in digital form
Abstract
The digital generator for a pure sinusoidal signal includes a digital resonator tuned to a given frequency (fi). This comprises a first two input adder and two live memories connected in series to act as delay circuits, the input of the first being connected to the adder input. A multiplier by 2 cos xi (xi = 2 pi fi T) is connected between the first memory output and the first input of the adder. A multiplier by (-1) is connected between the second memory output and the second input of the adder. A third multiplier by sin xi is connected between the first memory output and an output where the series of values corresponding to the sinusoidal signal is produced.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7818527A FR2429468A1 (en) | 1978-06-21 | 1978-06-21 | Digital generator for sinusoidal signals - includes three function multipliers feeding back into adder and delay line |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7818527A FR2429468A1 (en) | 1978-06-21 | 1978-06-21 | Digital generator for sinusoidal signals - includes three function multipliers feeding back into adder and delay line |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2429468A1 true FR2429468A1 (en) | 1980-01-18 |
FR2429468B1 FR2429468B1 (en) | 1982-04-02 |
Family
ID=9209792
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7818527A Granted FR2429468A1 (en) | 1978-06-21 | 1978-06-21 | Digital generator for sinusoidal signals - includes three function multipliers feeding back into adder and delay line |
Country Status (1)
Country | Link |
---|---|
FR (1) | FR2429468A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0300265A2 (en) * | 1987-07-24 | 1989-01-25 | Advanced Micro Devices, Inc. | Digital tone detection method |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2291652A1 (en) * | 1974-11-14 | 1976-06-11 | Philips Nv | DIGITAL SIGNAL PROCESSING DEVICE |
US4080516A (en) * | 1975-10-06 | 1978-03-21 | Hitachi, Ltd. | Multi-frequency signal receiver |
-
1978
- 1978-06-21 FR FR7818527A patent/FR2429468A1/en active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2291652A1 (en) * | 1974-11-14 | 1976-06-11 | Philips Nv | DIGITAL SIGNAL PROCESSING DEVICE |
US4080516A (en) * | 1975-10-06 | 1978-03-21 | Hitachi, Ltd. | Multi-frequency signal receiver |
Non-Patent Citations (1)
Title |
---|
NV688/72 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0300265A2 (en) * | 1987-07-24 | 1989-01-25 | Advanced Micro Devices, Inc. | Digital tone detection method |
EP0300265A3 (en) * | 1987-07-24 | 1990-10-24 | Advanced Micro Devices, Inc. | Digital tone detection and generation |
Also Published As
Publication number | Publication date |
---|---|
FR2429468B1 (en) | 1982-04-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2429468A1 (en) | Digital generator for sinusoidal signals - includes three function multipliers feeding back into adder and delay line | |
JPS5763985A (en) | Processing circuit of chroma signal | |
JPS5757007A (en) | Orthogonal delay detecting circuit | |
JPS5547719A (en) | Adjusting circuit for frequency characteristic | |
JPS5360539A (en) | Digital filter | |
JPS5694859A (en) | Data transmission system | |
SU132274A1 (en) | The method of obtaining frequency-manipulated signals with increased frequency stability | |
IT1047730B (en) | Phase compressor has chain of phase suppressors - each with limiter and input adder coupled to earlier stage and to reference generator (NL090476) | |
SU1069128A1 (en) | Pulse-phase discriminator | |
JPS5642869A (en) | Motion picture/still picture separator | |
JPS57143964A (en) | Multifrequency signal receiver | |
JPS567527A (en) | High speed frequency division circuit | |
JPS5571315A (en) | Limit cycle reduction system of digital filter | |
SU625307A1 (en) | Arrangement for separate receiving of two signals | |
JPS5646320A (en) | Digital filter | |
SU836802A2 (en) | Device for compression of pseudonoise signals | |
SU604177A1 (en) | Frequency manipulator | |
FR2431744A1 (en) | Digital device synthesising noise from certain tones - has tone generator whose output signal is widened by addition of second input signal | |
JPS57152723A (en) | Digital frequency multiplier | |
JPS542037A (en) | Equalizer of variavle amplitude | |
JPS52106650A (en) | Clock pulse generating circuit | |
JPS53103350A (en) | Digital filter | |
JPS53121533A (en) | Multiplier circuit system | |
JPS5599825A (en) | Phase variable circuit | |
JPS5489419A (en) | Recording and reproducing device for secam-system video signals |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |