FR2425112A1 - Memoire a detection et correction d'erreurs - Google Patents
Memoire a detection et correction d'erreursInfo
- Publication number
- FR2425112A1 FR2425112A1 FR7911042A FR7911042A FR2425112A1 FR 2425112 A1 FR2425112 A1 FR 2425112A1 FR 7911042 A FR7911042 A FR 7911042A FR 7911042 A FR7911042 A FR 7911042A FR 2425112 A1 FR2425112 A1 FR 2425112A1
- Authority
- FR
- France
- Prior art keywords
- word
- bit
- memory
- correction
- slot
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
- G06F11/1028—Adjacent errors, e.g. error in n-bit (n>1) wide storage units, i.e. package error
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Detection And Correction Of Errors (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Error Detection And Correction (AREA)
Abstract
DANS UNE MEMOIRE, UN EMPLACEMENT DE MOT DESTINE A UN MOT D'UTILISATEUR COMPORTE, EN PLUS DES EMPLACEMENTS DE BITS DESTINES A L'INFORMATION PROPREMENT DITE, CHAQUE FOIS UN BIT DE PARITE ET UN BIT DE CORRECTION. UN NOMBRE FIXE D'EMPLACEMENTS DE MOT EST CHAQUE FOIS GROUPE EN UN EMPLACEMENT DE MEMOIRE POUR STOCKER UN MOT DE MEMOIRE. LORS DE LA LECTURE D'UN EMPLACEMENT DE MOT, LE BIT DE PARITE INDIQUE SI L'EMPLACEMENT DE MOT COMPORTE ZERO OU UNE ERREUR DE BIT. LORSQUE LE MOT D'UTILISATEUR COMPORTE UNE ERREUR, LES EMPLACEMENTS DE MOTS RESTANTS DE CE MEME EMPLACEMENT DE MEMOIRE AINSI QUE LES BITS DE CORRECTION ASSOCIES SONT EXTRAITS PA LECTURE. EN GROUPANT OU EN RASSEMBLANT LES BITS DE PARITE ET LES BITS DE CORRECTION, ON PEUT CORRIGER UNE ERREUR DE BIT QUELCONQUE DANS LE MOT DE MEMOIRE. EN OUTRE, LORSQUE PLUSIEURS ERREURS DE BITS SE SITUENT CHAQUE FOIS TOUTES SUR DES POSITIONS DE BITS DU MEME RANG DANS LES EMPLACEMENTS DE MOT D'UTILISATEUR ELLES PEUVENT AUSSI ETRE CORRIGEES. APPLICATION A LA CORRECTION D'INFORMATION PRESENTEE SOUS FORME BINAIRE DANS UN SYSTEME DE TRANSMISSION DE DONNEES NUMERIQUES.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| NL7804674A NL7804674A (nl) | 1978-05-02 | 1978-05-02 | Geheugen met detektie en korrektie van fouten. |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| FR2425112A1 true FR2425112A1 (fr) | 1979-11-30 |
| FR2425112B1 FR2425112B1 (fr) | 1986-11-14 |
Family
ID=19830766
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR7911042A Expired FR2425112B1 (fr) | 1978-05-02 | 1979-05-02 | Memoire a detection et correction d'erreurs |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US4335458A (fr) |
| JP (1) | JPS54144146A (fr) |
| CA (1) | CA1128664A (fr) |
| DE (1) | DE2916710A1 (fr) |
| FR (1) | FR2425112B1 (fr) |
| GB (1) | GB2020866B (fr) |
| NL (1) | NL7804674A (fr) |
| SE (1) | SE441790B (fr) |
Families Citing this family (34)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4345328A (en) * | 1980-06-30 | 1982-08-17 | Sperry Corporation | ECC Check bit generation using through checking parity bits |
| US4464752A (en) * | 1981-11-06 | 1984-08-07 | The Singer Company | Multiple event hardened core memory |
| JPS58105500A (ja) * | 1981-11-23 | 1983-06-23 | スペリ・コ−ポレ−シヨン | メモリ駆動回路故障検出システム及び方法 |
| JPS58141059A (ja) * | 1982-02-15 | 1983-08-22 | Nec Corp | 多値デイジタル無線通信方式 |
| US4506364A (en) * | 1982-09-30 | 1985-03-19 | International Business Machines Corporation | Memory address permutation apparatus |
| CA1234222A (fr) * | 1984-09-26 | 1988-03-15 | Akira Matsushita | Methode et dispositif de correction d'erreurs |
| US4710934A (en) * | 1985-11-08 | 1987-12-01 | Texas Instruments Incorporated | Random access memory with error correction capability |
| US4761785B1 (en) * | 1986-06-12 | 1996-03-12 | Ibm | Parity spreading to enhance storage access |
| DE3716554C1 (en) * | 1987-05-18 | 1988-08-04 | Markus Wagner | Method and circuit arrangement to secure digital memories |
| US4958350A (en) * | 1988-03-02 | 1990-09-18 | Stardent Computer, Inc. | Error detecting/correction code and apparatus |
| US5172379A (en) * | 1989-02-24 | 1992-12-15 | Data General Corporation | High performance memory system |
| US5345582A (en) * | 1991-12-20 | 1994-09-06 | Unisys Corporation | Failure detection for instruction processor associative cache memories |
| US5612965A (en) * | 1994-04-26 | 1997-03-18 | Unisys Corporation | Multiple memory bit/chip failure detection |
| US6738935B1 (en) * | 2000-02-07 | 2004-05-18 | 3Com Corporation | Coding sublayer for multi-channel media with error correction |
| US7246303B2 (en) | 2002-03-25 | 2007-07-17 | Intel Corporation | Error detection and recovery of data in striped channels |
| US7062592B2 (en) * | 2002-03-25 | 2006-06-13 | Intel Corporation | Selecting a queue for service in a queuing system |
| US20050013251A1 (en) * | 2003-07-18 | 2005-01-20 | Hsuan-Wen Wang | Flow control hub having scoreboard memory |
| US7080168B2 (en) * | 2003-07-18 | 2006-07-18 | Intel Corporation | Maintaining aggregate data counts for flow controllable queues |
| US7324537B2 (en) * | 2003-07-18 | 2008-01-29 | Intel Corporation | Switching device with asymmetric port speeds |
| US7324541B2 (en) * | 2003-12-22 | 2008-01-29 | Intel Corporation | Switching device utilizing internal priority assignments |
| US7623524B2 (en) * | 2003-12-22 | 2009-11-24 | Intel Corporation | Scheduling system utilizing pointer perturbation mechanism to improve efficiency |
| US7570654B2 (en) * | 2003-12-22 | 2009-08-04 | Intel Corporation | Switching device utilizing requests indicating cumulative amount of data |
| US20050207436A1 (en) * | 2004-03-18 | 2005-09-22 | Anujan Varma | Switching device based on aggregation of packets |
| US8464093B1 (en) * | 2004-09-03 | 2013-06-11 | Extreme Networks, Inc. | Memory array error correction |
| US7538076B2 (en) | 2005-03-28 | 2009-05-26 | The Lubrizol Corporation | Lubricant and concentrate compositions comprising hindered-phenol-containing diester antioxidant and method thereof |
| US7843927B1 (en) | 2006-12-22 | 2010-11-30 | Extreme Networks, Inc. | Methods, systems, and computer program products for routing packets at a multi-mode layer 3 packet forwarding device |
| DE102006016499B4 (de) * | 2006-04-07 | 2014-11-13 | Qimonda Ag | Speichermodulsteuerung, Speichersteuerung und entsprechende Speicheranordnung sowie Verfahren zur Fehlerkorrektur |
| US20080159145A1 (en) * | 2006-12-29 | 2008-07-03 | Raman Muthukrishnan | Weighted bandwidth switching device |
| JP5278115B2 (ja) * | 2009-03-31 | 2013-09-04 | 日本電気株式会社 | 冗長符号生成方法及び装置、データ復元方法及び装置、並びにraid記憶装置 |
| US8719684B2 (en) | 2010-08-31 | 2014-05-06 | Qualcomm Incorporated | Guard interval signaling for data symbol number determination |
| US8935592B2 (en) * | 2012-11-20 | 2015-01-13 | Arm Limited | Apparatus and method for correcting errors in data accessed from a memory device |
| US9600189B2 (en) * | 2014-06-11 | 2017-03-21 | International Business Machines Corporation | Bank-level fault management in a memory system |
| US9703630B2 (en) | 2015-06-08 | 2017-07-11 | International Business Machines Corporation | Selective error coding |
| CN107680629B (zh) * | 2017-10-30 | 2020-08-25 | 中北大学 | 一种基于拉丁方矩阵构造的低冗余矩阵码对存储器进行加固方法 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3851306A (en) * | 1972-11-24 | 1974-11-26 | Ibm | Triple track error correction |
| US3893070A (en) * | 1974-01-07 | 1975-07-01 | Ibm | Error correction and detection circuit with modular coding unit |
| US3893071A (en) * | 1974-08-19 | 1975-07-01 | Ibm | Multi level error correction system for high density memory |
| US4072853A (en) * | 1976-09-29 | 1978-02-07 | Honeywell Information Systems Inc. | Apparatus and method for storing parity encoded data from a plurality of input/output sources |
| US4077565A (en) * | 1976-09-29 | 1978-03-07 | Honeywell Information Systems Inc. | Error detection and correction locator circuits |
| JPS5381036A (en) * | 1976-12-27 | 1978-07-18 | Hitachi Ltd | Error correction-detection system |
-
1978
- 1978-05-02 NL NL7804674A patent/NL7804674A/xx not_active Application Discontinuation
-
1979
- 1979-04-25 DE DE19792916710 patent/DE2916710A1/de active Granted
- 1979-04-26 CA CA326,467A patent/CA1128664A/fr not_active Expired
- 1979-04-27 US US06/034,096 patent/US4335458A/en not_active Expired - Lifetime
- 1979-04-27 GB GB7914793A patent/GB2020866B/en not_active Expired
- 1979-04-30 SE SE7903771A patent/SE441790B/sv not_active IP Right Cessation
- 1979-05-02 JP JP5355179A patent/JPS54144146A/ja active Granted
- 1979-05-02 FR FR7911042A patent/FR2425112B1/fr not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| DE2916710C2 (fr) | 1989-03-09 |
| FR2425112B1 (fr) | 1986-11-14 |
| GB2020866B (en) | 1982-04-07 |
| GB2020866A (en) | 1979-11-21 |
| US4335458A (en) | 1982-06-15 |
| NL7804674A (nl) | 1979-11-06 |
| SE7903771L (sv) | 1979-11-03 |
| SE441790B (sv) | 1985-11-04 |
| DE2916710A1 (de) | 1979-11-08 |
| CA1128664A (fr) | 1982-07-27 |
| JPS54144146A (en) | 1979-11-10 |
| JPS6122826B2 (fr) | 1986-06-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| FR2425112A1 (fr) | Memoire a detection et correction d'erreurs | |
| NO171878C (no) | Fremgangsmaate for aa sende informasjon samt kodeanordning og dekoderingsanordning | |
| ATE73241T1 (de) | Datenverarbeitungssystembus mit fehlerzyklusbetrieb. | |
| DE3884103D1 (de) | Zentraleinheit für digitales datenverarbeitungssystem, mit schreibpufferverwaltungsmechnismus. | |
| CS37685A3 (en) | Apparatus for n-bit data words encoding | |
| EP0179204A3 (fr) | Méthode de réduction d'une image binaire | |
| KR880008300A (ko) | 단일 트랙 직교 에러 보정 시스템 | |
| DE3382041D1 (de) | Mehrrechner-system mit zweifach gemeinsamen speichern. | |
| AU8880682A (en) | Digital tester local memory data storage | |
| DE3854369D1 (de) | Zentralprozessoreinheit für digitale datenverarbeitungsanordnung mit cache-speicherverwaltungsvorrichtung. | |
| KR870007502A (ko) | 에러 정정 장치 | |
| DE3485479D1 (de) | System mit einem fuer anzeigepuffergebrauch geeigneten digitalen speicher. | |
| DE3685982D1 (de) | Digitale datenverarbeitungsschaltung mit bitumkehrfunktion. | |
| KR970702646A (ko) | 멀티레벨 잔류측파대(VSB) 전송 시스템(Data level selection for multilevel VSB transmission system) | |
| JPS5644946A (en) | Code error correction and detection system | |
| JPS56114062A (en) | Multiplex information process system | |
| KR860003555A (ko) | 디스크 제어기용 비트스트림 구성장치 | |
| JPS5324735A (en) | Detection and correction system for data error | |
| JPS5282046A (en) | Controlling for gathering information in store | |
| JPS55115148A (en) | Error detection and correction system | |
| JPS5350626A (en) | Data transfer system | |
| JPS5320911A (en) | Magnetic recording information reading system | |
| JPS5798051A (en) | Memory system of scan in/out data | |
| SU999110A1 (ru) | Устройство дл считывани информации из ассоциативной пам ти | |
| JPS5694599A (en) | Hard error detection system for memory element |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| ST | Notification of lapse |