FR2406252A1 - Methode et appareil de controle de la direction d'un transfert de donnees - Google Patents

Methode et appareil de controle de la direction d'un transfert de donnees

Info

Publication number
FR2406252A1
FR2406252A1 FR7828824A FR7828824A FR2406252A1 FR 2406252 A1 FR2406252 A1 FR 2406252A1 FR 7828824 A FR7828824 A FR 7828824A FR 7828824 A FR7828824 A FR 7828824A FR 2406252 A1 FR2406252 A1 FR 2406252A1
Authority
FR
France
Prior art keywords
data transfer
data line
direct memory
memory
monitoring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7828824A
Other languages
English (en)
French (fr)
Other versions
FR2406252B1 (ja
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Publication of FR2406252A1 publication Critical patent/FR2406252A1/fr
Application granted granted Critical
Publication of FR2406252B1 publication Critical patent/FR2406252B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
FR7828824A 1977-10-11 1978-10-10 Methode et appareil de controle de la direction d'un transfert de donnees Granted FR2406252A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12093977A JPS5454540A (en) 1977-10-11 1977-10-11 Data buscontrol system

Publications (2)

Publication Number Publication Date
FR2406252A1 true FR2406252A1 (fr) 1979-05-11
FR2406252B1 FR2406252B1 (ja) 1982-11-05

Family

ID=14798699

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7828824A Granted FR2406252A1 (fr) 1977-10-11 1978-10-10 Methode et appareil de controle de la direction d'un transfert de donnees

Country Status (4)

Country Link
US (1) US4283760A (ja)
JP (1) JPS5454540A (ja)
DE (1) DE2844295C2 (ja)
FR (1) FR2406252A1 (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2558616A1 (fr) * 1984-01-23 1985-07-26 Raytheon Co Dispositif d'adressage direct de memoire pour un calculateur numerique

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5789128A (en) * 1980-11-25 1982-06-03 Hitachi Ltd Controlling system for information interchange
US4509113A (en) * 1982-02-02 1985-04-02 International Business Machines Corporation Peripheral interface adapter circuit for use in I/O controller card having multiple modes of operation
JPS58154054A (ja) * 1982-03-10 1983-09-13 Hitachi Ltd 外部記憶装置制御用回路
JPS62146543A (ja) * 1985-12-19 1987-06-30 日本フイレスタ株式会社 魚釣り装置
US4847750A (en) * 1986-02-13 1989-07-11 Intelligent Instrumentation, Inc. Peripheral DMA controller for data acquisition system
US5222227A (en) * 1987-01-16 1993-06-22 Hitachi, Ltd. Direct memory access controller for a multi-microcomputer system
US5081701A (en) * 1987-04-20 1992-01-14 Tandem Computers Incorporated System for controlling data transfer using transfer handshake protocol using transfer complete and transfer inhibit signals
DE3790887D2 (en) * 1987-11-20 1990-02-01 Bosch Gmbh Robert Verfahren zum bidirektionalen signalaustausch zwischen einem rechnersystem und einem mit diesem verbundenen abfrageterminal und mit einem abfrageterminal fuer einen bidirektionalen signalaustausch verbundenes rechnersystem
US5535414A (en) * 1992-11-13 1996-07-09 International Business Machines Corporation Secondary data transfer mechanism between coprocessor and memory in multi-processor computer system
US5736870A (en) * 1995-12-28 1998-04-07 Intel Corporation Method and apparatus for bi-directional bus driver
US6606672B1 (en) * 1998-06-03 2003-08-12 Mustek Systems Inc. Single-chip-based electronic appliance using a data bus for reading and writing data concurrently
JP5195075B2 (ja) * 2008-06-26 2013-05-08 富士通株式会社 双方向バス制御回路
US8837926B2 (en) * 2010-10-05 2014-09-16 John Joseph Deering Reflective photography

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5057147A (ja) * 1973-09-17 1975-05-19
US4075691A (en) * 1975-11-06 1978-02-21 Bunker Ramo Corporation Communication control unit
US4067059A (en) * 1976-01-29 1978-01-03 Sperry Rand Corporation Shared direct memory access controller
US4053950A (en) * 1976-04-30 1977-10-11 International Business Machines Corporation Residual status reporting during chained cycle steal input/output operations
US4056848A (en) * 1976-07-27 1977-11-01 Gilley George C Memory utilization system
US4137565A (en) * 1977-01-10 1979-01-30 Xerox Corporation Direct memory access module for a controller
US4080651A (en) * 1977-02-17 1978-03-21 Xerox Corporation Memory control processor
US4099236A (en) * 1977-05-20 1978-07-04 Intel Corporation Slave microprocessor for operation with a master microprocessor and a direct memory access controller
US4122520A (en) * 1977-05-23 1978-10-24 General Electric Company Microcomputer controller and direct memory access apparatus therefor

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
EXBK/75 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2558616A1 (fr) * 1984-01-23 1985-07-26 Raytheon Co Dispositif d'adressage direct de memoire pour un calculateur numerique

Also Published As

Publication number Publication date
DE2844295A1 (de) 1979-04-19
JPS5759574B2 (ja) 1982-12-15
FR2406252B1 (ja) 1982-11-05
JPS5454540A (en) 1979-04-28
DE2844295C2 (de) 1985-08-22
US4283760A (en) 1981-08-11

Similar Documents

Publication Publication Date Title
FR2406252A1 (fr) Methode et appareil de controle de la direction d'un transfert de donnees
FR2507038A1 (fr) Procede d'exploration et d'enregistrement d'images
FR2399068B1 (fr) Procede et appareil de traitement sur place de donnees lues sur des compteurs
FR2478845B1 (fr) Equipement de traitement de donnees comportant un appareil de diagnostic, et procede permettant d'etablir une communication entre l'appareil de diagnostic et un processeur principal de l'equipement
FR2371747A1 (fr) Dispositif de regeneration de memoire dans un systeme de traitement de donnees
BR8500945A (pt) Arranjo de microcomputador com meio de controle de cabo para dispositivos perifericos de processamento
FR2433792A1 (fr) Dispositif universel d'echange d'informations entre les memoires d'ordinateur et les dispositifs de traitement qui le compose
FR2469752A1 (fr) Dispositif de partage d'un sous-systeme central d'un systeme de traitement de l'information en plusieurs sous-systemes independants
FR2443735A1 (fr) Dispositif de controle automatique de la capacite memoire mise en oeuvre dans les systemes de traitements de l'information
FR2335109A1 (fr) Procede et dispositif de detection statistique de donnees
FR2432715A1 (fr) Appareil de test destine a tester des plaques de circuits imprimes
BR8500629A (pt) Sistema gerador de renovacao para uma memoria dinamica
FR2314541A1 (fr) Procede et dispositif pour entrer et afficher des donnees
FR2497594B1 (fr) Dispositif et procede de nettoyage pour appareil de lecture et/ou enregistrement
FR2357006A1 (fr) Systeme de traitement de donnees
FR2517065B1 (fr) Procede et appareil pour comparer des signaux de donnees dans un dispositif de verification de recipients
FR2366621A1 (fr) Systeme de traitement de donnees enregistrees
FR2306479A1 (fr) Procede et dispositif pour le traitement de donnees conservees en memoire
FR2384301A1 (fr) Appareil de traitement de donnees a memoire amovible
FR2408952A1 (fr) Procede et dispositif garantissant l'integrite des donnees dans un systeme de transfert de signaux
FR2445557A1 (fr) Dispositif de transfert de donnees
FR2398420A1 (fr) Systeme de transmission de donnees
EP0851360A3 (en) Bus arbiter
FR2535096B1 (fr) Dispositif de fourniture de donnees pour appareil de lecture de signaux
FR2445556A1 (fr) Systeme terminal a dispositif d'acces direct a une memoire