FR2295481A1 - Circuit d'addition et de soustraction - Google Patents

Circuit d'addition et de soustraction

Info

Publication number
FR2295481A1
FR2295481A1 FR7538268A FR7538268A FR2295481A1 FR 2295481 A1 FR2295481 A1 FR 2295481A1 FR 7538268 A FR7538268 A FR 7538268A FR 7538268 A FR7538268 A FR 7538268A FR 2295481 A1 FR2295481 A1 FR 2295481A1
Authority
FR
France
Prior art keywords
addition
subtraction circuit
subtraction
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7538268A
Other languages
English (en)
French (fr)
Other versions
FR2295481B1 (enExample
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Olympia Werke AG
Original Assignee
Olympia Werke AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Olympia Werke AG filed Critical Olympia Werke AG
Publication of FR2295481A1 publication Critical patent/FR2295481A1/fr
Application granted granted Critical
Publication of FR2295481B1 publication Critical patent/FR2295481B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491—Computations with decimal numbers radix 12 or 20.
    • G06F7/492—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination
    • G06F7/493—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination the representation being the natural binary coded representation, i.e. 8421-code
    • G06F7/494—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/492—Indexing scheme relating to groups G06F7/492 - G06F7/496
    • G06F2207/4924—Digit-parallel adding or subtracting

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • Complex Calculations (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
  • Devices For Executing Special Programs (AREA)
FR7538268A 1974-12-21 1975-12-15 Circuit d'addition et de soustraction Granted FR2295481A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE2460897A DE2460897C3 (de) 1974-12-21 1974-12-21 Parallel-Rechenwerk für Addition und Subtraktion

Publications (2)

Publication Number Publication Date
FR2295481A1 true FR2295481A1 (fr) 1976-07-16
FR2295481B1 FR2295481B1 (enExample) 1981-04-10

Family

ID=5934289

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7538268A Granted FR2295481A1 (fr) 1974-12-21 1975-12-15 Circuit d'addition et de soustraction

Country Status (7)

Country Link
US (1) US4010359A (enExample)
JP (1) JPS5186938A (enExample)
DE (1) DE2460897C3 (enExample)
FR (1) FR2295481A1 (enExample)
GB (1) GB1531470A (enExample)
IT (1) IT1051796B (enExample)
NL (1) NL172992C (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4100603A (en) * 1976-12-16 1978-07-11 Joseph Lyndon Boyd Feet, inches and sixteenths adder
JPS5380933A (en) * 1976-12-25 1978-07-17 Toshiba Corp Decimal correction circuit
US4471454A (en) * 1981-10-27 1984-09-11 Ibm Corporation Fast, efficient, small adder
US6546411B1 (en) 1999-12-03 2003-04-08 International Business Machines Corporation High-speed radix 100 parallel adder

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB802705A (en) * 1956-05-14 1958-10-08 British Tabulating Mach Co Ltd Improvements in or relating to digital calculating apparatus
NL133891C (enExample) * 1957-04-02
GB913605A (en) * 1959-03-24 1962-12-19 Developments Ltd Comp Improvements in or relating to electronic calculating apparatus
NL276777A (enExample) * 1961-04-04
US3339064A (en) * 1962-09-28 1967-08-29 Nippon Electric Co Decimal addition system
GB1103383A (en) * 1964-03-02 1968-02-14 Olivetti & Co Spa Improvements in or relating to apparatus for performing arithmetic operations in digital computers
DE2352686B2 (de) * 1973-10-20 1978-05-11 Vereinigte Flugtechnische Werke- Fokker Gmbh, 2800 Bremen Dezimaler Parallel-Addierer/Substrahierer

Also Published As

Publication number Publication date
DE2460897C3 (de) 1978-10-05
NL7514786A (nl) 1976-06-23
FR2295481B1 (enExample) 1981-04-10
DE2460897B2 (de) 1978-01-26
NL172992C (nl) 1983-11-16
US4010359A (en) 1977-03-01
IT1051796B (it) 1981-05-20
NL172992B (nl) 1983-06-16
DE2460897A1 (de) 1976-07-01
GB1531470A (en) 1978-11-08
JPS5186938A (en) 1976-07-30

Similar Documents

Publication Publication Date Title
HU173209B (hu) Soedinitel' k trubam
HU171875B (hu) Dvigatel' vnutrennego sgoranija s kompressionnym zazhiganiem
JPS5149790A (ja) Aikotonarukeikogensuijumyoojusuru 2 shuruinokeikoseibiryushishuzokuoshikibetsusuruhoho oyobisochi
JPS5143702A (ja) Zeoraitokyuchakuzainosentakutekikyuchakunyoru 1 33 butajennobunriho
HU171805B (hu) Sposob poluchenija 1-skobka-p-metilsul'finil-benziliden-skobka zakryta-2-metil-5-ftoro-indenil-3-uksusnojj kisloty
FR2280248A1 (fr) Circuit d'amplification
FR2302625A1 (fr) Circuit d'amplification
FR2321801A1 (fr) Circuit d'amplification
FR2295481A1 (fr) Circuit d'addition et de soustraction
JPS5123272A (ja) Karubamoiruarukokishi 3*44 jihidoroisokarubosuchirirujudotaino seizoho
JPS5179195A (ja) Ketsushoseipuropiren arufua orefuinnechiren 3 genkyojugotaino seizoho
JPS5119208A (ja) Kurankushitsuyoatsushukushiki 2 saikuruenjin
JPS5122606A (ja) Kanetsuroronaipaipuno 2 judannetsuhoho
JPS514142A (ja) Isofutarusanjiarukiru 55 surupponsanenno seiseiho
TR18322A (tr) N-n-diallildikloroasetamid'in
FR2290092A1 (fr) Circuit d'amplification non-lineaire
HU170811B (hu) Sposob poluchenija slozhnykh efirov 3-cefem-3-sul'fokislot
JPS518206A (ja) Kogakukatsuseiojusuru isopurenno hidoroarukokishi 2 ryotainoseiho
JPS5120800A (ja) Ketsushoseirinsansuisochitan 1*2 suiwabutsuno seizohoho
JPS511481A (ja) Karubokishiarukokishi 3*44 jihidorokarubosuchirirujudotaino seizoho
JPS518412A (ja) Kurankushitsuatsushukushiki 2 saikurukikan
JPS511422A (ja) Gensojonitsukerukarano 0 kanitsukerusakutaino seiho
JPS5123271A (ja) Karubamoiruarukokishi 3*44 jihidorokarubosuchirirujudotaiseizoho
JPS5136498A (ja) 2*2**anhidoroarabinofuranoshirurashirujudotainoseiho
IT1029956B (it) 3 benzofurilcumarine

Legal Events

Date Code Title Description
ST Notification of lapse