FR2268306A1 - Data processing unit with programme modules - modules permit repeated cycle operation without increase in main memory capacity - Google Patents

Data processing unit with programme modules - modules permit repeated cycle operation without increase in main memory capacity

Info

Publication number
FR2268306A1
FR2268306A1 FR7511821A FR7511821A FR2268306A1 FR 2268306 A1 FR2268306 A1 FR 2268306A1 FR 7511821 A FR7511821 A FR 7511821A FR 7511821 A FR7511821 A FR 7511821A FR 2268306 A1 FR2268306 A1 FR 2268306A1
Authority
FR
France
Prior art keywords
programme
modules
main memory
processing unit
data processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7511821A
Other languages
French (fr)
Other versions
FR2268306B1 (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Research Development Corp UK
Original Assignee
National Research Development Corp UK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GB16766/74A external-priority patent/GB1509193A/en
Application filed by National Research Development Corp UK filed Critical National Research Development Corp UK
Publication of FR2268306A1 publication Critical patent/FR2268306A1/en
Application granted granted Critical
Publication of FR2268306B1 publication Critical patent/FR2268306B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1415—Saving, restoring, recovering or retrying at system level
    • G06F11/1441—Resetting or repowering
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1479—Generic software techniques for error detection or fault masking
    • G06F11/1489—Generic software techniques for error detection or fault masking through recovery blocks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
    • G06F9/4482—Procedural
    • G06F9/4484—Executing subprograms

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Debugging And Monitoring (AREA)
  • Retry When Errors Occur (AREA)
  • Executing Machine-Instructions (AREA)
  • Programmable Controllers (AREA)

Abstract

A data processing unit employes a programming system based upon a number of small programming blocks that are linked together within a main routine. This enables the programme blocks to be recycled if necessary to return it to the start condition. Auxiliary memories associated with end programme module enable this facility to be realised without resulting in an undue increase in main memory storage capability. The main memory store operates together with the auxiliary memory modules and bit memory all of which communicate with the central control unit over data bus bars. The eight bit data words are transferred to six registers and a register selection block. The auxiliary memory provides intermediate data storage necessary for returning to the start of a programme block.
FR7511821A 1974-04-17 1975-04-16 Data processing unit with programme modules - modules permit repeated cycle operation without increase in main memory capacity Granted FR2268306A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB16766/74A GB1509193A (en) 1974-04-17 1974-04-17 Computer systems
GB2649774 1974-06-14

Publications (2)

Publication Number Publication Date
FR2268306A1 true FR2268306A1 (en) 1975-11-14
FR2268306B1 FR2268306B1 (en) 1980-07-04

Family

ID=26252228

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7511821A Granted FR2268306A1 (en) 1974-04-17 1975-04-16 Data processing unit with programme modules - modules permit repeated cycle operation without increase in main memory capacity

Country Status (4)

Country Link
JP (1) JPS5836372B2 (en)
DE (1) DE2516909C2 (en)
FR (1) FR2268306A1 (en)
NL (1) NL7504595A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0163096A1 (en) * 1984-04-26 1985-12-04 BBC Brown Boveri AG Apparatus for saving a calculator status
FR2598002A1 (en) * 1986-04-28 1987-10-30 Nec Corp DELAYED OPERATING DATA RECOVERY SYSTEM FOR A DATA PROCESSING SYSTEM

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3736566A (en) * 1971-08-18 1973-05-29 Ibm Central processing unit with hardware controlled checkpoint and retry facilities

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0163096A1 (en) * 1984-04-26 1985-12-04 BBC Brown Boveri AG Apparatus for saving a calculator status
US4905196A (en) * 1984-04-26 1990-02-27 Bbc Brown, Boveri & Company Ltd. Method and storage device for saving the computer status during interrupt
FR2598002A1 (en) * 1986-04-28 1987-10-30 Nec Corp DELAYED OPERATING DATA RECOVERY SYSTEM FOR A DATA PROCESSING SYSTEM

Also Published As

Publication number Publication date
DE2516909C2 (en) 1986-01-09
JPS50144352A (en) 1975-11-20
DE2516909A1 (en) 1975-10-30
NL7504595A (en) 1975-10-21
FR2268306B1 (en) 1980-07-04
JPS5836372B2 (en) 1983-08-09

Similar Documents

Publication Publication Date Title
GB1532278A (en) Data processing system and memory module therefor
US3892957A (en) Digit mask logic combined with sequentially addressed memory in electronic calculator chip
GB886889A (en) Improvements in memory systems for data processing devices
KR850004680A (en) Integrated processor
ES8103868A1 (en) Access system for memory modules.
US5212780A (en) System for single cycle transfer of unmodified data to a next sequentially higher address in a semiconductor memory
ES8503868A1 (en) Buffer-storage control system.
JPS6428752A (en) Data processor
CH450770A (en) Addressing device for memories in a data processing machine
US3609700A (en) Data processing system having an improved fetch overlap feature
GB1116524A (en) Information storage system
FR2268306A1 (en) Data processing unit with programme modules - modules permit repeated cycle operation without increase in main memory capacity
US2981931A (en) Stored address memory
CH407598A (en) Device for finding the storage space for the data relating to an object in the memory of a data processing system
YU35688B (en) Main memory addressing arrangement in a data processing system
CH516850A (en) Data processing system with a circulating memory working in series operation
JPS57157365A (en) Busy control system of memory controller
SU362578A1 (en) Computing system
JPS5562580A (en) Buffer memory unit
SU932567A1 (en) Storage device
ES332432A1 (en) A memory device for data processing machines. (Machine-translation by Google Translate, not legally binding)
EP0242003A2 (en) Processor internal bus control
JPS54153538A (en) Read write access system to reloadable memory
FR2286439A1 (en) Single memory unit access system for multiple central processors - has multiprocessor control for time shared address and data transfers
Oakes Algena Microprogrammable CAMAC Branch Driver/Controller

Legal Events

Date Code Title Description
ST Notification of lapse