FR2257148A1 - - Google Patents

Info

Publication number
FR2257148A1
FR2257148A1 FR7500131A FR7500131A FR2257148A1 FR 2257148 A1 FR2257148 A1 FR 2257148A1 FR 7500131 A FR7500131 A FR 7500131A FR 7500131 A FR7500131 A FR 7500131A FR 2257148 A1 FR2257148 A1 FR 2257148A1
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7500131A
Other languages
French (fr)
Other versions
FR2257148B1 (pt-PT
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of FR2257148A1 publication Critical patent/FR2257148A1/fr
Application granted granted Critical
Publication of FR2257148B1 publication Critical patent/FR2257148B1/fr
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/535Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • H01L21/743Making of internal connections, substrate contacts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/763Polycrystalline semiconductor regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/037Diffusion-deposition
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/051Etching
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/085Isolated-integrated
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/115Orientation
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/122Polycrystalline

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Bipolar Transistors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Element Separation (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
FR7500131A 1974-01-03 1975-01-03 Expired FR2257148B1 (pt-PT)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US430434A US3913124A (en) 1974-01-03 1974-01-03 Integrated semiconductor transistor structure with epitaxial contact to the buried sub-collector including fabrication method therefor

Publications (2)

Publication Number Publication Date
FR2257148A1 true FR2257148A1 (pt-PT) 1975-08-01
FR2257148B1 FR2257148B1 (pt-PT) 1976-12-31

Family

ID=23707550

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7500131A Expired FR2257148B1 (pt-PT) 1974-01-03 1975-01-03

Country Status (5)

Country Link
US (1) US3913124A (pt-PT)
JP (1) JPS5245196B2 (pt-PT)
DE (1) DE2500207A1 (pt-PT)
FR (1) FR2257148B1 (pt-PT)
GB (1) GB1460124A (pt-PT)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2498812A1 (fr) * 1981-01-27 1982-07-30 Thomson Csf Structure de transistors dans un circuit integre et son procede de fabrication
EP0038238B1 (fr) * 1980-04-14 1984-10-10 Thomson-Csf Procédé de fabrication d'un dispositif semiconducteur à grille profonde accessible par la surface
WO1991007779A1 (en) * 1989-11-18 1991-05-30 Lsi Logic Europe Plc Silicon bipolar junction transistors

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4026736A (en) * 1974-01-03 1977-05-31 Motorola, Inc. Integrated semiconductor structure with combined dielectric and PN junction isolation including fabrication method therefor
GB1534896A (en) * 1975-05-19 1978-12-06 Itt Direct metal contact to buried layer
JPS5534442A (en) * 1978-08-31 1980-03-11 Fujitsu Ltd Preparation of semiconductor device
US4670769A (en) * 1979-04-09 1987-06-02 Harris Corporation Fabrication of isolated regions for use in self-aligning device process utilizing selective oxidation
US4255207A (en) * 1979-04-09 1981-03-10 Harris Corporation Fabrication of isolated regions for use in self-aligning device process utilizing selective oxidation
US4252581A (en) * 1979-10-01 1981-02-24 International Business Machines Corporation Selective epitaxy method for making filamentary pedestal transistor
US4476623A (en) * 1979-10-22 1984-10-16 International Business Machines Corporation Method of fabricating a bipolar dynamic memory cell
US4503451A (en) * 1982-07-30 1985-03-05 Motorola, Inc. Low resistance buried power bus for integrated circuits
JPS59165455A (ja) * 1983-03-10 1984-09-18 Toshiba Corp 半導体装置
US4982262A (en) * 1985-01-15 1991-01-01 At&T Bell Laboratories Inverted groove isolation technique for merging dielectrically isolated semiconductor devices
US4933733A (en) * 1985-06-03 1990-06-12 Advanced Micro Devices, Inc. Slot collector transistor
JPH0719838B2 (ja) * 1985-07-19 1995-03-06 松下電器産業株式会社 半導体装置およびその製造方法
ATE59917T1 (de) * 1985-09-13 1991-01-15 Siemens Ag Integrierte bipolar- und komplementaere mostransistoren auf einem gemeinsamen substrat enthaltende schaltung und verfahren zu ihrer herstellung.
US4717681A (en) * 1986-05-19 1988-01-05 Texas Instruments Incorporated Method of making a heterojunction bipolar transistor with SIPOS
EP0256315B1 (de) * 1986-08-13 1992-01-29 Siemens Aktiengesellschaft Integrierte Bipolar- und komplementäre MOS-Transistoren auf einem gemeinsamen Substrat enthaltende Schaltung und Verfahren zu ihrer Herstellung
JP2535519B2 (ja) * 1986-11-14 1996-09-18 富士通株式会社 半導体集積回路装置とその製造方法
US4745087A (en) * 1987-01-13 1988-05-17 Advanced Micro Devices, Inc. Method of making fully self-aligned bipolar transistor involving a polysilicon collector contact formed in a slot with an oxide sidewall
US5003365A (en) * 1988-06-09 1991-03-26 Texas Instruments Incorporated Bipolar transistor with a sidewall-diffused subcollector
JP2526786B2 (ja) * 1993-05-22 1996-08-21 日本電気株式会社 半導体装置及びその製造方法
US6232649B1 (en) * 1994-12-12 2001-05-15 Hyundai Electronics America Bipolar silicon-on-insulator structure and process

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1095413A (pt-PT) * 1964-12-24
US3386865A (en) * 1965-05-10 1968-06-04 Ibm Process of making planar semiconductor devices isolated by encapsulating oxide filled channels
US3471922A (en) * 1966-06-02 1969-10-14 Raytheon Co Monolithic integrated circuitry with dielectric isolated functional regions
US3791882A (en) * 1966-08-31 1974-02-12 K Ogiue Method of manufacturing semiconductor devices utilizing simultaneous deposition of monocrystalline and polycrystalline regions
FR1527898A (fr) * 1967-03-16 1968-06-07 Radiotechnique Coprim Rtc Agencement de dispositifs semi-conducteurs portés par un support commun et son procédé de fabrication
FR2013735A1 (pt-PT) * 1968-07-05 1970-04-10 Gen Electric Inf Ita
US3768150A (en) * 1970-02-13 1973-10-30 B Sloan Integrated circuit process utilizing orientation dependent silicon etch
US3796613A (en) * 1971-06-18 1974-03-12 Ibm Method of forming dielectric isolation for high density pedestal semiconductor devices
JPS5120267B2 (pt-PT) * 1972-05-13 1976-06-23

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0038238B1 (fr) * 1980-04-14 1984-10-10 Thomson-Csf Procédé de fabrication d'un dispositif semiconducteur à grille profonde accessible par la surface
FR2498812A1 (fr) * 1981-01-27 1982-07-30 Thomson Csf Structure de transistors dans un circuit integre et son procede de fabrication
EP0057126A2 (fr) * 1981-01-27 1982-08-04 Thomson-Csf Procédé de fabrication d'une structure de transistors
EP0057126A3 (en) * 1981-01-27 1982-08-25 Thomson-Csf Transistor structure in an integrated circuit and process for its manufacture
WO1991007779A1 (en) * 1989-11-18 1991-05-30 Lsi Logic Europe Plc Silicon bipolar junction transistors

Also Published As

Publication number Publication date
JPS5245196B2 (pt-PT) 1977-11-14
DE2500207A1 (de) 1975-07-24
FR2257148B1 (pt-PT) 1976-12-31
US3913124A (en) 1975-10-14
JPS50102278A (pt-PT) 1975-08-13
GB1460124A (en) 1976-12-31

Similar Documents

Publication Publication Date Title
FR2269802A1 (pt-PT)
DK141534C (pt-PT)
FR2281422B1 (pt-PT)
FR2257148B1 (pt-PT)
IN143604B (pt-PT)
FR2271442A1 (pt-PT)
IN148246B (pt-PT)
FR2263797B1 (pt-PT)
FR2280462B1 (pt-PT)
FR2267976B1 (pt-PT)
FR2296269B1 (pt-PT)
FR2259736B3 (pt-PT)
FR2271962A1 (pt-PT)
FR2272712B1 (pt-PT)
JPS50100758A (pt-PT)
CS164315B1 (pt-PT)
CS165416B1 (pt-PT)
DK233475A (pt-PT)
DD111775A1 (pt-PT)
BG22203A1 (pt-PT)
DD114679A1 (pt-PT)
DD122314A3 (pt-PT)
DD111594A1 (pt-PT)
BG20886A1 (pt-PT)
BG20987A1 (pt-PT)

Legal Events

Date Code Title Description
ST Notification of lapse