FR2255656A1 - Data processing system with working storage - has instruction register, index registers, arithmetic unit, address register and control unit - Google Patents

Data processing system with working storage - has instruction register, index registers, arithmetic unit, address register and control unit

Info

Publication number
FR2255656A1
FR2255656A1 FR7442313A FR7442313A FR2255656A1 FR 2255656 A1 FR2255656 A1 FR 2255656A1 FR 7442313 A FR7442313 A FR 7442313A FR 7442313 A FR7442313 A FR 7442313A FR 2255656 A1 FR2255656 A1 FR 2255656A1
Authority
FR
France
Prior art keywords
register
address
working storage
data processing
processing system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
FR7442313A
Other languages
French (fr)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Licentia Patent Verwaltungs GmbH
Original Assignee
Licentia Patent Verwaltungs GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Licentia Patent Verwaltungs GmbH filed Critical Licentia Patent Verwaltungs GmbH
Publication of FR2255656A1 publication Critical patent/FR2255656A1/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/355—Indexed addressing

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Complex Calculations (AREA)

Abstract

The apparatus is used with memory matrices and a further storage word is addressed in the working storage in dependence on a chain bit set in the instruction word register. It is addressed by an incremental increase of the instruction counter and entered in the instruction word register. The contents of the index register given in the storage word is used in the known indexing of the address still stored in the address register from the previous address generation. The end of the address generation with the following addressing of of a data word in the working storage with the address stored in the address register is determined by the erased chain bit.
FR7442313A 1973-12-22 1974-12-20 Data processing system with working storage - has instruction register, index registers, arithmetic unit, address register and control unit Withdrawn FR2255656A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19732365091 DE2365091A1 (en) 1973-12-22 1973-12-22 DATA PROCESSING SYSTEM WITH A WORKING MEMORY

Publications (1)

Publication Number Publication Date
FR2255656A1 true FR2255656A1 (en) 1975-07-18

Family

ID=5902204

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7442313A Withdrawn FR2255656A1 (en) 1973-12-22 1974-12-20 Data processing system with working storage - has instruction register, index registers, arithmetic unit, address register and control unit

Country Status (2)

Country Link
DE (1) DE2365091A1 (en)
FR (1) FR2255656A1 (en)

Also Published As

Publication number Publication date
DE2365091A1 (en) 1975-07-03

Similar Documents

Publication Publication Date Title
ES332386A1 (en) A provision for data processing. (Machine-translation by Google Translate, not legally binding)
ES361451A1 (en) Microprogrammed data processing system utilizing improved storage addressing means
ATE186133T1 (en) SEQUENTIAL MEMORY ACCESS
GB1246128A (en) Electronic computer
SE8207380L (en) DIGITALFORSTERKNINGSSTYRSYSTEM
US3153225A (en) Data processor with improved subroutine control
ES433887A1 (en) A tracking device for a data processing system. (Machine-translation by Google Translate, not legally binding)
FR2255656A1 (en) Data processing system with working storage - has instruction register, index registers, arithmetic unit, address register and control unit
GB1529644A (en) Data display system designed as a microcontroller
KR840003853A (en) Sequins controller
JPS56166551A (en) Operation control
GB1380750A (en) Control unit for a data processing system
ES358499A1 (en) Data handling apparatus employing an active storage device with plural selective read and write paths
JPS5710853A (en) Memory device
JPS5637892A (en) Memory unit
JPS5279629A (en) Information processing unit
GB1089308A (en) Data processing apparatus
FR2286439A1 (en) Single memory unit access system for multiple central processors - has multiprocessor control for time shared address and data transfers
FR2251054A1 (en) Data processing system for indexing and substitution of addresses - operates on a single instruction specifying index registers
GB1397718A (en) Analysis of data
JPS5785148A (en) Instruction sequence control device
GB1139675A (en) Apparatus for selective processing of information characters in a data processing system
GB1269321A (en) A stored program digital computer
JPS56163594A (en) Memory control device
SU663113A1 (en) Binary counter

Legal Events

Date Code Title Description
ST Notification of lapse