FR2133692A1 - - Google Patents

Info

Publication number
FR2133692A1
FR2133692A1 FR7213006A FR7213006A FR2133692A1 FR 2133692 A1 FR2133692 A1 FR 2133692A1 FR 7213006 A FR7213006 A FR 7213006A FR 7213006 A FR7213006 A FR 7213006A FR 2133692 A1 FR2133692 A1 FR 2133692A1
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7213006A
Other languages
French (fr)
Other versions
FR2133692B1 (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Publication of FR2133692A1 publication Critical patent/FR2133692A1/fr
Application granted granted Critical
Publication of FR2133692B1 publication Critical patent/FR2133692B1/fr
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76213Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
    • H01L21/76216Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/082Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including bipolar components only
    • H01L27/0823Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including bipolar components only including vertical bipolar transistors only
    • H01L27/0826Combination of vertical complementary transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/098Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being PN junction gate field-effect transistors
FR7213006A 1971-04-14 1972-04-13 Expired FR2133692B1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL7105000A NL7105000A (en) 1971-04-14 1971-04-14

Publications (2)

Publication Number Publication Date
FR2133692A1 true FR2133692A1 (en) 1972-12-01
FR2133692B1 FR2133692B1 (en) 1977-08-19

Family

ID=19812915

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7213006A Expired FR2133692B1 (en) 1971-04-14 1972-04-13

Country Status (11)

Country Link
AU (1) AU470407B2 (en)
BE (1) BE782012A (en)
BR (1) BR7202251D0 (en)
CH (1) CH539952A (en)
DE (1) DE2216642C3 (en)
ES (1) ES401687A1 (en)
FR (1) FR2133692B1 (en)
GB (1) GB1387021A (en)
IT (1) IT951314B (en)
NL (1) NL7105000A (en)
SE (1) SE383582B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL161301C (en) * 1972-12-29 1980-01-15 Philips Nv SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURE THEREOF.
JPS5534619U (en) * 1978-08-25 1980-03-06

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2030578A6 (en) * 1967-12-05 1970-11-13 Sony Corp Process for manufacturing integrated semiconductor circuits and circuits thus obtained

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2030578A6 (en) * 1967-12-05 1970-11-13 Sony Corp Process for manufacturing integrated semiconductor circuits and circuits thus obtained

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
(REVUE US:"ELECTRONICS",VOL.44,NO5,1 MARS 1971"ISOLATION METHOD SHRINKS BIPOLAR CELLS FOR FAST, DENSEMEMORIES" *
D.PELTZER ET B.HERNDON,PAGES 53-55.) *
DENSEMEMORIES" *
REVUE US:"ELECTRONICS",VOL.44,NO5,1 MARS 1971"ISOLATION METHOD SHRINKS BIPOLAR CELLS FOR FAST, *

Also Published As

Publication number Publication date
IT951314B (en) 1973-06-30
SE383582B (en) 1976-03-15
AU4093672A (en) 1973-10-18
FR2133692B1 (en) 1977-08-19
BR7202251D0 (en) 1973-06-07
NL7105000A (en) 1972-10-17
AU470407B2 (en) 1973-10-18
BE782012A (en) 1972-10-13
ES401687A1 (en) 1975-03-16
DE2216642C3 (en) 1979-12-13
DE2216642B2 (en) 1979-04-12
GB1387021A (en) 1975-03-12
CH539952A (en) 1973-07-31
DE2216642A1 (en) 1972-10-19

Similar Documents

Publication Publication Date Title
ATA136472A (en)
AR196074A1 (en)
AU2658571A (en)
FR2133692B1 (en)
AU2691671A (en)
AU2684071A (en)
AU3109071A (en)
AU2564071A (en)
AU2485671A (en)
AU2473671A (en)
AR202997Q (en)
AU2726271A (en)
AU2684171A (en)
AU2415871A (en)
AU2455871A (en)
AU2456871A (en)
AU1109576A (en)
AU2654071A (en)
AR199640Q (en)
AU2486471A (en)
AU2669471A (en)
AU2503871A (en)
AU3038671A (en)
AU2577671A (en)
AU2588771A (en)

Legal Events

Date Code Title Description
ST Notification of lapse