FR1538070A - Système de commande pour mémoire imbriquée - Google Patents

Système de commande pour mémoire imbriquée

Info

Publication number
FR1538070A
FR1538070A FR8646A FR06008646A FR1538070A FR 1538070 A FR1538070 A FR 1538070A FR 8646 A FR8646 A FR 8646A FR 06008646 A FR06008646 A FR 06008646A FR 1538070 A FR1538070 A FR 1538070A
Authority
FR
France
Prior art keywords
control system
nested memory
nested
memory
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR8646A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of FR1538070A publication Critical patent/FR1538070A/fr
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1626—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests
    • G06F13/1631—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests through address comparison
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Error Detection And Correction (AREA)
  • Multi Processors (AREA)
  • Thermal Transfer Or Thermal Recording In General (AREA)
  • Materials For Photolithography (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
FR8646A 1966-09-12 1967-08-17 Système de commande pour mémoire imbriquée Expired FR1538070A (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US57874566A 1966-09-12 1966-09-12
US57874466A 1966-09-12 1966-09-12

Publications (1)

Publication Number Publication Date
FR1538070A true FR1538070A (fr) 1968-08-30

Family

ID=27077570

Family Applications (1)

Application Number Title Priority Date Filing Date
FR8646A Expired FR1538070A (fr) 1966-09-12 1967-08-17 Système de commande pour mémoire imbriquée

Country Status (4)

Country Link
US (2) US3449724A (fr)
DE (1) DE1549479B1 (fr)
FR (1) FR1538070A (fr)
GB (1) GB1151041A (fr)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3638198A (en) * 1969-07-09 1972-01-25 Burroughs Corp Priority resolution network for input/output exchange
US3593315A (en) * 1969-09-17 1971-07-13 Burroughs Corp Method and apparatus for deallocating small memory spaces assigned to a computer program
US3694074A (en) * 1970-03-05 1972-09-26 Robert W Huboi Photographic printing system
US3699530A (en) * 1970-12-30 1972-10-17 Ibm Input/output system with dedicated channel buffering
US3918031A (en) * 1971-10-26 1975-11-04 Texas Instruments Inc Dual mode bulk memory extension system for a data processing
US4048623A (en) * 1974-09-25 1977-09-13 Data General Corporation Data processing system
US4176394A (en) * 1977-06-13 1979-11-27 Sperry Rand Corporation Apparatus for maintaining a history of the most recently executed instructions in a digital computer
US4228500A (en) * 1978-03-27 1980-10-14 Honeywell Information Systems Inc. Command stacking apparatus for use in a memory controller
US4484262A (en) * 1979-01-09 1984-11-20 Sullivan Herbert W Shared memory computer method and apparatus
WO1980001421A1 (fr) * 1979-01-09 1980-07-10 Sullivan Computer Methode et ordinateur a memoire partagee
US4707781A (en) * 1979-01-09 1987-11-17 Chopp Computer Corp. Shared memory computer method and apparatus
US4541045A (en) * 1981-09-21 1985-09-10 Racal-Milgo, Inc. Microprocessor architecture employing efficient operand and instruction addressing
GB8401804D0 (en) * 1984-01-24 1984-02-29 Int Computers Ltd Data storage apparatus
AU553416B2 (en) * 1984-02-24 1986-07-17 Fujitsu Limited Pipeline processing
US4729093A (en) * 1984-09-26 1988-03-01 Motorola, Inc. Microcomputer which prioritizes instruction prefetch requests and data operand requests
JPS62180470A (ja) * 1986-02-04 1987-08-07 Hitachi Ltd ベクトル処理装置
US4805098A (en) 1986-05-05 1989-02-14 Mips Computer Systems, Inc. Write buffer
JPH0631957B2 (ja) * 1987-02-06 1994-04-27 ヤマハ株式会社 電子楽器
US4953079A (en) * 1988-03-24 1990-08-28 Gould Inc. Cache memory address modifier for dynamic alteration of cache block fetch sequence
US5325523A (en) * 1991-04-10 1994-06-28 International Business Machines Corporation Method for deleting objects from library resident optical disks by accumulating pending delete requests
US5278800A (en) * 1991-10-31 1994-01-11 International Business Machines Corporation Memory system and unique memory chip allowing island interlace
US5701434A (en) * 1995-03-16 1997-12-23 Hitachi, Ltd. Interleave memory controller with a common access queue
US5692121A (en) * 1995-04-14 1997-11-25 International Business Machines Corporation Recovery unit for mirrored processors
US20080189479A1 (en) * 2007-02-02 2008-08-07 Sigmatel, Inc. Device, system and method for controlling memory operations

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3029414A (en) * 1958-08-11 1962-04-10 Honeywell Regulator Co Information handling apparatus
US3061192A (en) * 1958-08-18 1962-10-30 Sylvania Electric Prod Data processing system
USRE26087E (en) * 1959-12-30 1966-09-20 Multi-computer system including multiplexed memories. lookahead, and address interleaving features
US3242467A (en) * 1960-06-07 1966-03-22 Ibm Temporary storage register
US3200380A (en) * 1961-02-16 1965-08-10 Burroughs Corp Data processing system
US3234524A (en) * 1962-05-28 1966-02-08 Ibm Push-down memory
US3312943A (en) * 1963-02-28 1967-04-04 Westinghouse Electric Corp Computer organization

Also Published As

Publication number Publication date
DE1549479B1 (de) 1971-06-03
US3449723A (en) 1969-06-10
US3449724A (en) 1969-06-10
GB1151041A (en) 1969-05-07

Similar Documents

Publication Publication Date Title
FR1538070A (fr) Système de commande pour mémoire imbriquée
FR1516444A (fr) Système de positionnement pour mémoire
BE743584A (fr) Système de mémoire de position
FR1453946A (fr) Système de mémoire
FR1497335A (fr) Système de mémoire perfectionné
FR1502354A (fr) Système de translation de signaux
FR1471477A (fr) Système de commande centrale
FR1526571A (fr) Système de mémoire
FR1455173A (fr) Système d'accès pour mémoire série de grandes dimensions
FR1442918A (fr) Système de commande pour moissonneuses-batteuses combinées
FR1465739A (fr) Système de mémoire associative
FR1397784A (fr) Système de commande de sertissage
FR1510229A (fr) Amplificateur de détection pour dispositifs de mémoire
CH469319A (fr) Dispositif de mémoire
FR1501344A (fr) Dispositif de réception pour radar
CH472089A (fr) Système de mémoire magnétique
FR1405510A (fr) Système de commande
FR1416649A (fr) Système de commande
FR1503087A (fr) Circuit de commande de mémoire
FR1484881A (fr) Système de contrôle de détection de mémoire
FR1508678A (fr) Système de commande pour calculateur numérique
FR1524769A (fr) Système de commande pour convertisseurs statiques
FR1344066A (fr) Système de commande asservi
FR1408297A (fr) Niveau réglable pour commande électronique
FR1487038A (fr) Commande pour système de transmission