GB1151041A - Data Processing Systems. - Google Patents

Data Processing Systems.

Info

Publication number
GB1151041A
GB1151041A GB37601/67A GB3760167A GB1151041A GB 1151041 A GB1151041 A GB 1151041A GB 37601/67 A GB37601/67 A GB 37601/67A GB 3760167 A GB3760167 A GB 3760167A GB 1151041 A GB1151041 A GB 1151041A
Authority
GB
United Kingdom
Prior art keywords
request
storage
requests
store
fetch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB37601/67A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of GB1151041A publication Critical patent/GB1151041A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1626—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests
    • G06F13/1631—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests through address comparison
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Error Detection And Correction (AREA)
  • Multi Processors (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Materials For Photolithography (AREA)
  • Thermal Transfer Or Thermal Recording In General (AREA)
GB37601/67A 1966-09-12 1967-08-16 Data Processing Systems. Expired GB1151041A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US57874466A 1966-09-12 1966-09-12
US57874566A 1966-09-12 1966-09-12

Publications (1)

Publication Number Publication Date
GB1151041A true GB1151041A (en) 1969-05-07

Family

ID=27077570

Family Applications (1)

Application Number Title Priority Date Filing Date
GB37601/67A Expired GB1151041A (en) 1966-09-12 1967-08-16 Data Processing Systems.

Country Status (4)

Country Link
US (2) US3449723A (fr)
DE (1) DE1549479B1 (fr)
FR (1) FR1538070A (fr)
GB (1) GB1151041A (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2421439A1 (fr) * 1978-03-27 1979-10-26 Honeywell Inf Systems Dispositif de mise en pile pour controleur d'acces memoire

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3638198A (en) * 1969-07-09 1972-01-25 Burroughs Corp Priority resolution network for input/output exchange
US3593315A (en) * 1969-09-17 1971-07-13 Burroughs Corp Method and apparatus for deallocating small memory spaces assigned to a computer program
US3694074A (en) * 1970-03-05 1972-09-26 Robert W Huboi Photographic printing system
US3699530A (en) * 1970-12-30 1972-10-17 Ibm Input/output system with dedicated channel buffering
US3918031A (en) * 1971-10-26 1975-11-04 Texas Instruments Inc Dual mode bulk memory extension system for a data processing
US4048623A (en) * 1974-09-25 1977-09-13 Data General Corporation Data processing system
US4176394A (en) * 1977-06-13 1979-11-27 Sperry Rand Corporation Apparatus for maintaining a history of the most recently executed instructions in a digital computer
US4707781A (en) * 1979-01-09 1987-11-17 Chopp Computer Corp. Shared memory computer method and apparatus
WO1980001421A1 (fr) * 1979-01-09 1980-07-10 Sullivan Computer Methode et ordinateur a memoire partagee
US4484262A (en) * 1979-01-09 1984-11-20 Sullivan Herbert W Shared memory computer method and apparatus
US4541045A (en) * 1981-09-21 1985-09-10 Racal-Milgo, Inc. Microprocessor architecture employing efficient operand and instruction addressing
GB8401804D0 (en) * 1984-01-24 1984-02-29 Int Computers Ltd Data storage apparatus
AU553416B2 (en) * 1984-02-24 1986-07-17 Fujitsu Limited Pipeline processing
US4729093A (en) * 1984-09-26 1988-03-01 Motorola, Inc. Microcomputer which prioritizes instruction prefetch requests and data operand requests
JPS62180470A (ja) * 1986-02-04 1987-08-07 Hitachi Ltd ベクトル処理装置
US4805098A (en) 1986-05-05 1989-02-14 Mips Computer Systems, Inc. Write buffer
JPH0631957B2 (ja) * 1987-02-06 1994-04-27 ヤマハ株式会社 電子楽器
US4953079A (en) * 1988-03-24 1990-08-28 Gould Inc. Cache memory address modifier for dynamic alteration of cache block fetch sequence
US5325523A (en) * 1991-04-10 1994-06-28 International Business Machines Corporation Method for deleting objects from library resident optical disks by accumulating pending delete requests
US5278800A (en) * 1991-10-31 1994-01-11 International Business Machines Corporation Memory system and unique memory chip allowing island interlace
US5701434A (en) * 1995-03-16 1997-12-23 Hitachi, Ltd. Interleave memory controller with a common access queue
US5692121A (en) * 1995-04-14 1997-11-25 International Business Machines Corporation Recovery unit for mirrored processors
US20080189479A1 (en) * 2007-02-02 2008-08-07 Sigmatel, Inc. Device, system and method for controlling memory operations

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3029414A (en) * 1958-08-11 1962-04-10 Honeywell Regulator Co Information handling apparatus
US3061192A (en) * 1958-08-18 1962-10-30 Sylvania Electric Prod Data processing system
USRE26087E (en) * 1959-12-30 1966-09-20 Multi-computer system including multiplexed memories. lookahead, and address interleaving features
US3242467A (en) * 1960-06-07 1966-03-22 Ibm Temporary storage register
US3200380A (en) * 1961-02-16 1965-08-10 Burroughs Corp Data processing system
US3234524A (en) * 1962-05-28 1966-02-08 Ibm Push-down memory
US3312943A (en) * 1963-02-28 1967-04-04 Westinghouse Electric Corp Computer organization

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2421439A1 (fr) * 1978-03-27 1979-10-26 Honeywell Inf Systems Dispositif de mise en pile pour controleur d'acces memoire

Also Published As

Publication number Publication date
DE1549479B1 (de) 1971-06-03
US3449724A (en) 1969-06-10
FR1538070A (fr) 1968-08-30
US3449723A (en) 1969-06-10

Similar Documents

Publication Publication Date Title
GB1151041A (en) Data Processing Systems.
US5251306A (en) Apparatus for controlling execution of a program in a computing device
US4965718A (en) Data processing system incorporating a memory resident directive for synchronizing multiple tasks among plurality of processing elements by monitoring alternation of semaphore data
US4214305A (en) Multi-processor data processing system
CA1072216A (fr) Systeme de commande d'acces a une memoire
US4891749A (en) Multiprocessor storage serialization apparatus
US3964054A (en) Hierarchy response priority adjustment mechanism
US6738831B2 (en) Command ordering
GB1588929A (en) Priority vectored interrupt using direct memory access
US5485593A (en) Data structure access control circuit and method utilizing tag bits indicating address match and memory fullness conditions
GB1352577A (en) Multi-processor processing system having inter-processor interrupt transfer apparatus
US4056847A (en) Priority vector interrupt system
GB1108801A (en) Improvements in or relating to electronic data processing systems
KR970011208B1 (ko) 파이프라인된 기록버퍼 레지스터
US5603006A (en) Cache control unit using a plurality of request stacks
US4347567A (en) Computer system apparatus for improving access to memory by deferring write operations
GB1156249A (en) Data Processing Systems
US5386573A (en) Single chip microcomputer with interrupt processing capability during hold states
KR900007135B1 (ko) 우선 선택회로를 갖는 바퍼 스토리지 제어 시스템
US6571301B1 (en) Multi processor system and FIFO circuit
US4320450A (en) Protection apparatus for multiple processor systems
US7240144B2 (en) Arbitration of data transfer requests
EP0153109A2 (fr) Système à cohérences d'antémémoires
JPH0330175B2 (fr)
JP3105819B2 (ja) バッファ制御装置

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
PCNP Patent ceased through non-payment of renewal fee