FI58842C - Anordning foer klocksignaldistribution - Google Patents
Anordning foer klocksignaldistribution Download PDFInfo
- Publication number
- FI58842C FI58842C FI760158A FI760158A FI58842C FI 58842 C FI58842 C FI 58842C FI 760158 A FI760158 A FI 760158A FI 760158 A FI760158 A FI 760158A FI 58842 C FI58842 C FI 58842C
- Authority
- FI
- Finland
- Prior art keywords
- counters
- slave
- counter
- clock signals
- control
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Measurement And Recording Of Electrical Phenomena And Electrical Characteristics Of The Living Body (AREA)
- Electric Clocks (AREA)
- Time-Division Multiplex Systems (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| SE7501976A SE383788B (sv) | 1975-02-21 | 1975-02-21 | Anordning for klocksignaldistribution innefattande en huvudreknare och ett antal slavreknare |
| SE7501976 | 1975-02-21 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| FI760158A7 FI760158A7 (enExample) | 1976-08-22 |
| FI58842B FI58842B (fi) | 1980-12-31 |
| FI58842C true FI58842C (fi) | 1981-04-10 |
Family
ID=20323765
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FI760158A FI58842C (fi) | 1975-02-21 | 1976-01-23 | Anordning foer klocksignaldistribution |
Country Status (9)
| Country | Link |
|---|---|
| BR (1) | BR7601089A (enExample) |
| DK (1) | DK70976A (enExample) |
| ES (1) | ES445097A1 (enExample) |
| FI (1) | FI58842C (enExample) |
| HU (1) | HU174133B (enExample) |
| IT (1) | IT1055311B (enExample) |
| NO (1) | NO145775C (enExample) |
| SE (1) | SE383788B (enExample) |
| YU (1) | YU37237B (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4817688B2 (ja) | 2005-03-18 | 2011-11-16 | 株式会社東芝 | 半導体集積回路装置 |
-
1975
- 1975-02-21 SE SE7501976A patent/SE383788B/xx not_active IP Right Cessation
-
1976
- 1976-01-23 FI FI760158A patent/FI58842C/sv not_active IP Right Cessation
- 1976-02-12 ES ES445097A patent/ES445097A1/es not_active Expired
- 1976-02-17 IT IT20249/76A patent/IT1055311B/it active
- 1976-02-18 YU YU0386/76A patent/YU37237B/xx unknown
- 1976-02-18 HU HU76EI668A patent/HU174133B/hu unknown
- 1976-02-20 NO NO760562A patent/NO145775C/no unknown
- 1976-02-20 BR BR7601089A patent/BR7601089A/pt unknown
- 1976-02-20 DK DK70976*#A patent/DK70976A/da not_active Application Discontinuation
Also Published As
| Publication number | Publication date |
|---|---|
| NO760562L (enExample) | 1976-08-24 |
| SE383788B (sv) | 1976-03-29 |
| YU37237B (en) | 1984-08-31 |
| HU174133B (hu) | 1979-11-28 |
| IT1055311B (it) | 1981-12-21 |
| NO145775C (no) | 1982-06-02 |
| DK70976A (da) | 1976-08-22 |
| FI58842B (fi) | 1980-12-31 |
| NO145775B (no) | 1982-02-15 |
| AU1128076A (en) | 1977-09-01 |
| YU38676A (en) | 1982-06-18 |
| ES445097A1 (es) | 1977-05-16 |
| FI760158A7 (enExample) | 1976-08-22 |
| BR7601089A (pt) | 1976-09-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5712883A (en) | Clock signal distribution system | |
| US8547154B2 (en) | Programmable duty cycle selection using incremental pulse widths | |
| US4229699A (en) | Multiple clock selection system | |
| EP1133728B1 (en) | Clock generation and distribution in an emulation system | |
| US4714924A (en) | Electronic clock tuning system | |
| US5486783A (en) | Method and apparatus for providing clock de-skewing on an integrated circuit board | |
| US8819472B1 (en) | Method and system for clock edge synchronization of multiple clock distribution integrated circuits by configuring master device to produce at least one gated clock output signal | |
| US7617409B2 (en) | System for checking clock-signal correspondence | |
| US20160142066A1 (en) | Frequency division clock alignment | |
| US4328583A (en) | Data bus fault detector | |
| FI58842C (fi) | Anordning foer klocksignaldistribution | |
| US2521350A (en) | Electronic counter | |
| US4654599A (en) | Four phase clock signal generator | |
| US2910586A (en) | Generation of waves having accurately predetermined phase-settings | |
| GB1477833A (en) | Apparatus for comparing two binary signals | |
| US8970267B2 (en) | Asynchronous clock dividers to reduce on-chip variations of clock timing | |
| KR100487050B1 (ko) | 반도체 테스트 시스템용 타이밍 발생 회로 | |
| CN100546192C (zh) | 数字鉴相器 | |
| JPH07333302A (ja) | タイミング信号列を処理する装置および方法 | |
| US2865018A (en) | Intelligence transmission | |
| CN106385253A (zh) | 基于参数处理模块和锁相环级联的数字时间转换系统 | |
| KR20030066791A (ko) | 정밀 위상 생성기 | |
| US12212324B2 (en) | Process, voltage, and temperature invariant time-to-digital converter with sub-gate delay resolution | |
| US3386038A (en) | Balanced clock | |
| SU1471310A2 (ru) | Резервированный делитель частоты |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM | Patent lapsed |
Owner name: OY L M ERICSSON AB |