ES8202643A1 - Micropastilla de circuito integrado. - Google Patents

Micropastilla de circuito integrado.

Info

Publication number
ES8202643A1
ES8202643A1 ES481550A ES481550A ES8202643A1 ES 8202643 A1 ES8202643 A1 ES 8202643A1 ES 481550 A ES481550 A ES 481550A ES 481550 A ES481550 A ES 481550A ES 8202643 A1 ES8202643 A1 ES 8202643A1
Authority
ES
Spain
Prior art keywords
chip
error
error signals
logic
encoded
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES481550A
Other languages
English (en)
Other versions
ES481550A0 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sperry Corp
Original Assignee
Sperry Rand Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=25436331&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=ES8202643(A1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Sperry Rand Corp filed Critical Sperry Rand Corp
Publication of ES481550A0 publication Critical patent/ES481550A0/es
Publication of ES8202643A1 publication Critical patent/ES8202643A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1608—Error detection by comparing the output signals of redundant hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/079—Root cause analysis, i.e. error or fault diagnosis

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Health & Medical Sciences (AREA)
  • Biomedical Technology (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Hardware Redundancy (AREA)

Abstract

MICROPASTILLA DE CIRCUITO INTEGRADO. CONSTA DE UNA CADNA LOGICA FUNCIONAL DE TRATAMIENTO DE DATOS, OTRA CADENA DE TRATAMIENTO DE DATOS, CADA UNA CON UNA PLURALIDAD DE SALIDAS, UN CIRCUITO COMPARADOR DE CADA PAR DE SALIDAS CON UNA SEÑAL DE ERROR, UNOS CIRCUITOS DE ENTRADA DE VERIFICACION QUE RECIBEN LA SEÑAL DE ENTRADA, UNOS CIRCUITOS DE VERIFICACION DE SEÑAL DE ERROR DE RELOJ, UNAS ENTRADAS DE EXCESO DE ENERGIA, UN COMPARADOR DE ENTRADA DE ENERGIA Y UN CODIFICADOR DE ERROR.
ES481550A 1978-06-15 1979-06-13 Micropastilla de circuito integrado. Expired ES8202643A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/915,838 US4233682A (en) 1978-06-15 1978-06-15 Fault detection and isolation system

Publications (2)

Publication Number Publication Date
ES481550A0 ES481550A0 (es) 1980-07-01
ES8202643A1 true ES8202643A1 (es) 1981-12-16

Family

ID=25436331

Family Applications (1)

Application Number Title Priority Date Filing Date
ES481550A Expired ES8202643A1 (es) 1978-06-15 1979-06-13 Micropastilla de circuito integrado.

Country Status (6)

Country Link
US (1) US4233682A (es)
EP (1) EP0006328B2 (es)
JP (1) JPS5940666Y2 (es)
CA (1) CA1115847A (es)
DE (1) DE2962994D1 (es)
ES (1) ES8202643A1 (es)

Families Citing this family (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3063168D1 (en) * 1979-10-18 1983-06-16 Sperry Corp Fault detection in integrated circuit chips and in circuit cards and systems including such chips
US4330826A (en) * 1980-02-05 1982-05-18 The Bendix Corporation Synchronizer and synchronization system for a multiple computer system
US4395767A (en) * 1981-04-20 1983-07-26 Control Data Corporation Interconnect fault detector for LSI logic chips
JPH0812621B2 (ja) * 1981-10-01 1996-02-07 ストレイタス・コンピュータ・インコーポレイテッド 情報転送方法及び装置
US4453215A (en) * 1981-10-01 1984-06-05 Stratus Computer, Inc. Central processing apparatus for fault-tolerant computing
US4866604A (en) * 1981-10-01 1989-09-12 Stratus Computer, Inc. Digital data processing apparatus with pipelined memory cycles
US4597084A (en) * 1981-10-01 1986-06-24 Stratus Computer, Inc. Computer memory apparatus
WO1983002816A1 (en) * 1982-02-11 1983-08-18 Voss, Thomas Electronic control with safety mechanisms
US4660198A (en) * 1985-04-15 1987-04-21 Control Data Corporation Data capture logic for VLSI chips
US4739506A (en) * 1985-06-03 1988-04-19 Unisys Corp. IC chip error detecting and correcting apparatus
US4739504A (en) * 1985-06-03 1988-04-19 Unisys Corp. IC chip error detecting and correcting method
US4723245A (en) * 1985-07-01 1988-02-02 Unisys Corporation IC chip error detecting and correcting method including automatic self-checking of chip operation
US4739505A (en) * 1985-07-01 1988-04-19 Unisys Corp. IC chip error detecting and correcting apparatus with automatic self-checking of chip operation
WO1987000315A1 (en) * 1985-07-01 1987-01-15 Burroughs Corporation Ic chip error detecting and correcting with automatic self-checking
IT1213344B (it) * 1986-09-17 1989-12-20 Honoywell Information Systems Architettura di calcolatore a tolleranza di guasto.
DE3871425D1 (de) * 1987-04-13 1992-07-02 Siemens Ag Integrierte schaltungsanordnung zur ueberwachung eines mitintegrierten oszillators.
US4843608A (en) * 1987-04-16 1989-06-27 Tandem Computers Incorporated Cross-coupled checking circuit
US4959836A (en) * 1987-12-09 1990-09-25 Siemens Transmission Systems, Inc. Register robustness improvement circuit and method
DE3801123A1 (de) * 1988-01-16 1989-07-27 Philips Patentverwaltung Vermittlungsanlage
US4924467A (en) * 1988-08-24 1990-05-08 Unisys Corporation System for checking duplicate logic using complementary residue codes to achieve high error coverage with a minimum of interface signals
US5081629A (en) * 1989-05-08 1992-01-14 Unisys Corporation Fault isolation for multiphase clock signals supplied to dual modules which are checked by comparison using residue code generators
US5168499A (en) * 1990-05-02 1992-12-01 California Institute Of Technology Fault detection and bypass in a sequence information signal processor
WO1992013281A1 (en) * 1991-01-22 1992-08-06 Vlsi Technology, Inc. Method to reduce test vectors/test time in devices using equivalent blocks
JP3133490B2 (ja) * 1991-08-27 2001-02-05 古河電気工業株式会社 多重伝送装置
US5281868A (en) * 1992-08-18 1994-01-25 Micron Technology, Inc. Memory redundancy addressing circuit for adjacent columns in a memory
JP3071976B2 (ja) * 1993-03-29 2000-07-31 株式会社日立製作所 通信システムのバス型クロック供給方式
US5671150A (en) * 1994-10-13 1997-09-23 Hewlett-Packard Company System and method for modelling integrated circuit bridging faults
US5828578A (en) * 1995-11-29 1998-10-27 S3 Incorporated Microprocessor with a large cache shared by redundant CPUs for increasing manufacturing yield
US5732209A (en) * 1995-11-29 1998-03-24 Exponential Technology, Inc. Self-testing multi-processor die with internal compare points
US5796994A (en) * 1997-01-30 1998-08-18 Vlsi Technology, Inc. Patch mechanism for allowing dynamic modifications of the behavior of a state machine
US6003154A (en) * 1997-05-14 1999-12-14 Nortel Networks Corporation System and method for covering illegal states in a programmable gate array
US6457067B1 (en) * 1998-12-18 2002-09-24 Unisys Corporation System and method for detecting faults in storage device addressing logic
US6871309B1 (en) * 2001-04-24 2005-03-22 National Semiconductor Corporation Verification of redundant safety functions on a monolithic integrated circuit
US20040209676A1 (en) * 2002-11-18 2004-10-21 Takahiro Onishi Gaming machine
US7363547B2 (en) 2003-07-09 2008-04-22 Stmicroeletronics S.A. Error-detection cell for an integrated processor
JP3897046B2 (ja) * 2005-01-28 2007-03-22 横河電機株式会社 情報処理装置および情報処理方法
US8612802B1 (en) * 2011-01-31 2013-12-17 Open Invention Network, Llc System and method for statistical application-agnostic fault detection
DE102005049232A1 (de) * 2005-10-14 2007-04-26 Infineon Technologies Ag Integrierter Schaltkreis und Verfahren zum Betreiben eines integrierten Schaltkreises
US9948324B1 (en) 2011-01-31 2018-04-17 Open Invention Network, Llc System and method for informational reduction
US10191796B1 (en) 2011-01-31 2019-01-29 Open Invention Network, Llc System and method for statistical application-agnostic fault detection in environments with data trend
US9606167B2 (en) * 2011-08-03 2017-03-28 President And Fellows Of Harvard College System and method for detecting integrated circuit anomalies
CN109557453B (zh) * 2018-11-28 2021-04-27 郑州云海信息技术有限公司 一种多主控芯片识别处理方法及系统
US11934094B2 (en) 2021-03-23 2024-03-19 International Business Machines Corporation Mask fingerprint using mask sensitive circuit

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL246812A (es) * 1958-12-29
DE1524239B2 (de) * 1965-11-16 1971-07-22 Telefonaktiebolaget Lm Ericsson, Stockholm Schaltungsanordnung zur aufrechterhaltung eines fehler freien betriebes bei einer rechenanlage mit mindestens zwei parallel arbeitenden rechengeraeten
US3452159A (en) * 1965-12-29 1969-06-24 Automatic Elect Lab Call-for-service circuits of communication switching marker
GB1265013A (es) * 1969-04-24 1972-03-01
DE2059797B1 (de) * 1970-12-04 1972-05-25 Siemens Ag Taktversorgungsanlage
US3892954A (en) * 1972-04-04 1975-07-01 Westinghouse Electric Corp Programmable, tester for protection and safeguards logic functions
US3770948A (en) * 1972-05-26 1973-11-06 Gte Automatic Electric Lab Inc Data handling system maintenance arrangement
US3803568A (en) * 1973-04-06 1974-04-09 Gte Automatic Electric Lab Inc System clock for electronic communication systems
US3867618A (en) * 1973-06-25 1975-02-18 Ibm Dynamic power supply test system
DE2365230A1 (de) * 1973-12-28 1975-07-10 Harald Dr Graser Dreibildverfahren zum aufnehmen und kopieren von farbfilmen
IT1036311B (it) * 1975-06-17 1979-10-30 Cselt Centro Studi Lab Telecom Sistema duplicato per la supervi sione e il controllo di impianti di telecomunicazione duplicati
US4020460A (en) * 1975-11-13 1977-04-26 Ibm Corporation Method and apparatus of checking to determine if a signal is present on more than one of n lines
DE2647367C3 (de) * 1976-10-20 1982-12-09 Siemens AG, 1000 Berlin und 8000 München Redundante Prozeßsteueranordnung

Also Published As

Publication number Publication date
EP0006328B2 (en) 1985-01-23
EP0006328B1 (en) 1982-06-02
EP0006328A1 (en) 1980-01-09
JPS5940666Y2 (ja) 1984-11-19
US4233682A (en) 1980-11-11
ES481550A0 (es) 1980-07-01
CA1115847A (en) 1982-01-05
JPS5514699U (es) 1980-01-30
DE2962994D1 (en) 1982-07-22

Similar Documents

Publication Publication Date Title
ES8202643A1 (es) Micropastilla de circuito integrado.
DE3485467D1 (de) Selbstpruefende rechnerschaltungsanordnung.
DE69528468D1 (de) Verfahren und vorrichtung für fehlertoleranten taktgeber mit dynamischer rekonfiguration
EP0328062A3 (en) Fault tolerant smart card
ES8202454A1 (es) Pastilla de circuito integrado
JPS5524452A (en) Integrated circuit
Tong et al. Design of C-testable DCVS binary array dividers
Padharpurkar et al. Implementation of BIST using self-checking circuits for multipliers
CA1254669A (en) FLEXIBLE VERIFICATION DEVICE INCORPORATED IN A VLSI CIRCUIT
JPS52112243A (en) Error detection system for exclusive reading memory
JPS5348637A (en) Error detection method for program
Hu et al. Fault-tolerant system using 3-value logic circuits
JPS5413229A (en) Parity inspection system
SU457990A1 (ru) Резервированна система
JPS5549760A (en) Information processing unit diagnostic system
JPS52130251A (en) Data processing system
Sedmak 4471484 Self verifying logic system
JPS5322333A (en) Fault detection system of semiconductor memory device
Shen et al. Design of pseudoexhaustive testable PLA with low overhead
JPS57162550A (en) Battery checking system
JPS6464039A (en) Pseudo fault circuit
JPS53135536A (en) Test method for data processor
JPS5384437A (en) Control system for test pattern generation
JPS5353932A (en) Fault detection system for memory address line
JPS5487029A (en) Information transfer system

Legal Events

Date Code Title Description
MM4A Patent lapsed

Effective date: 19960506