ES553491A0 - Un sistema de control de memoria intermedia - Google Patents

Un sistema de control de memoria intermedia

Info

Publication number
ES553491A0
ES553491A0 ES553491A ES553491A ES553491A0 ES 553491 A0 ES553491 A0 ES 553491A0 ES 553491 A ES553491 A ES 553491A ES 553491 A ES553491 A ES 553491A ES 553491 A0 ES553491 A0 ES 553491A0
Authority
ES
Spain
Prior art keywords
control system
memory control
intermediate memory
memory
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
ES553491A
Other languages
English (en)
Other versions
ES8800480A1 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of ES553491A0 publication Critical patent/ES553491A0/es
Publication of ES8800480A1 publication Critical patent/ES8800480A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • G06F12/0859—Overlapped cache accessing, e.g. pipeline with reload from main memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
ES553491A 1985-03-29 1986-03-26 Un sistema de control de memoria intermedia Expired ES8800480A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60065620A JPS61224051A (ja) 1985-03-29 1985-03-29 バッファメモリ制御方法

Publications (2)

Publication Number Publication Date
ES553491A0 true ES553491A0 (es) 1987-10-16
ES8800480A1 ES8800480A1 (es) 1987-10-16

Family

ID=13292249

Family Applications (1)

Application Number Title Priority Date Filing Date
ES553491A Expired ES8800480A1 (es) 1985-03-29 1986-03-26 Un sistema de control de memoria intermedia

Country Status (9)

Country Link
US (1) US4737908A (es)
EP (1) EP0196970B1 (es)
JP (1) JPS61224051A (es)
KR (1) KR900005420B1 (es)
AU (1) AU568450B2 (es)
BR (1) BR8601389A (es)
CA (1) CA1250053A (es)
DE (1) DE3685976T2 (es)
ES (1) ES8800480A1 (es)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6275860A (ja) * 1985-09-30 1987-04-07 Toshiba Corp デ−タ転送制御装置
JPH02235156A (ja) * 1989-03-08 1990-09-18 Canon Inc 情報処理装置
JPH06222990A (ja) * 1992-10-16 1994-08-12 Fujitsu Ltd データ処理装置
US5664224A (en) * 1993-07-23 1997-09-02 Escom Ag Apparatus for selectively loading data blocks from CD-ROM disks to buffer segments using DMA operations
US5860025A (en) * 1996-07-09 1999-01-12 Roberts; David G. Precharging an output peripheral for a direct memory access operation
JP6451475B2 (ja) * 2015-04-17 2019-01-16 富士通株式会社 演算処理装置、情報処理装置および演算処理装置の制御方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49112539A (es) * 1973-02-23 1974-10-26
JPS5837633B2 (ja) * 1979-07-23 1983-08-17 富士通株式会社 バッフア・メモリ記憶制御方式
JPS57105879A (en) * 1980-12-23 1982-07-01 Hitachi Ltd Control system for storage device
US4575814A (en) * 1982-05-26 1986-03-11 Westinghouse Electric Corp. Programmable interface memory
JPS59123053A (ja) * 1982-12-28 1984-07-16 Fujitsu Ltd 命令制御方式
JPS60123944A (ja) 1983-12-07 1985-07-02 Fujitsu Ltd 情報処理装置におけるバツフアメモリ制御方式
JPH0616272B2 (ja) * 1984-06-27 1994-03-02 株式会社日立製作所 メモリアクセス制御方式

Also Published As

Publication number Publication date
DE3685976T2 (de) 1993-02-11
KR860007590A (ko) 1986-10-15
CA1250053A (en) 1989-02-14
BR8601389A (pt) 1986-12-02
EP0196970B1 (en) 1992-07-15
DE3685976D1 (de) 1992-08-20
EP0196970A3 (en) 1989-03-29
ES8800480A1 (es) 1987-10-16
KR900005420B1 (ko) 1990-07-30
AU568450B2 (en) 1987-12-24
AU5500986A (en) 1986-10-02
EP0196970A2 (en) 1986-10-08
US4737908A (en) 1988-04-12
JPH0510694B2 (es) 1993-02-10
JPS61224051A (ja) 1986-10-04

Similar Documents

Publication Publication Date Title
BR8606258A (pt) Sistema de memoria
KR880700354A (ko) 다포오트 메모리 시스템
DE3673023D1 (de) Steuerungssystem.
BR8502966A (pt) Sistema de controle de acesso de memoria
BR8505363A (pt) Sistema distribuidor
IT8548043A0 (it) Sistema formatore di immagini super-risolutivo
DE3669962D1 (de) Steuerungssystem.
IT1176848B (it) Sistema di controllo di sequenza espandibile
DE3688759T2 (de) Ein-/Ausgabe-Steuerungssystem.
DE3689038D1 (de) Roboterregelungssystem.
DE3688789T2 (de) Numerisches steuersystem.
ES539203A0 (es) Sistema de control de traslacion de direcciones
BR8606806A (pt) Sistema de fechamento
IT1183411B (it) Sistema di controllo
BR8406290A (pt) Sistema de memoria intermediaria
IT1185408B (it) Sistema di controllo di combustibile
PT83697A (pt) Sistema tradutor estenografico
IT1188108B (it) Sistema di controllo del combustibile
BR8406289A (pt) Sistema de controle de memoria intermediaria
ES2020943B3 (es) Sistema de control de memoria buffer.
ES553491A0 (es) Un sistema de control de memoria intermedia
BR8303531A (pt) Sistema de controle de memoria de historico
NO862791D0 (no) Strekkontrollsystem.
BR8108824A (pt) Sistema de memoria nao-dissipativa
DE3688176T2 (de) Fernsteuersystem.

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 20020506