ES523396A0 - Una unidad de control de requrimiento de acceso en un sistema de procesado de datos. - Google Patents

Una unidad de control de requrimiento de acceso en un sistema de procesado de datos.

Info

Publication number
ES523396A0
ES523396A0 ES523396A ES523396A ES523396A0 ES 523396 A0 ES523396 A0 ES 523396A0 ES 523396 A ES523396 A ES 523396A ES 523396 A ES523396 A ES 523396A ES 523396 A0 ES523396 A0 ES 523396A0
Authority
ES
Spain
Prior art keywords
control unit
data processing
processing system
access requirement
requirement control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
ES523396A
Other languages
English (en)
Other versions
ES8501545A1 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP57104736A external-priority patent/JPS58222361A/ja
Priority claimed from JP57108775A external-priority patent/JPS58225463A/ja
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of ES523396A0 publication Critical patent/ES523396A0/es
Publication of ES8501545A1 publication Critical patent/ES8501545A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
  • Complex Calculations (AREA)
ES523396A 1982-06-18 1983-06-17 Una unidad de control de requrimiento de acceso en un sistema de procesado de datos. Expired ES8501545A1 (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP57104736A JPS58222361A (ja) 1982-06-18 1982-06-18 デ−タ処理システムにおけるアクセス要求の優先順位決定制御方式
JP57108775A JPS58225463A (ja) 1982-06-24 1982-06-24 アクセス処理方式

Publications (2)

Publication Number Publication Date
ES523396A0 true ES523396A0 (es) 1984-12-01
ES8501545A1 ES8501545A1 (es) 1984-12-01

Family

ID=26445142

Family Applications (1)

Application Number Title Priority Date Filing Date
ES523396A Expired ES8501545A1 (es) 1982-06-18 1983-06-17 Una unidad de control de requrimiento de acceso en un sistema de procesado de datos.

Country Status (7)

Country Link
EP (1) EP0097499B1 (es)
KR (1) KR860000904B1 (es)
AU (1) AU540649B2 (es)
BR (1) BR8303232A (es)
CA (1) CA1193024A (es)
DE (1) DE3380457D1 (es)
ES (1) ES8501545A1 (es)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4788640A (en) * 1986-01-17 1988-11-29 Intel Corporation Priority logic system

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1077339A (en) * 1965-04-05 1967-07-26 Ibm Control device for a data processor
US4152764A (en) * 1977-03-16 1979-05-01 International Business Machines Corporation Floating-priority storage control for processors in a multi-processor system
US4345309A (en) * 1980-01-28 1982-08-17 Digital Equipment Corporation Relating to cached multiprocessor system with pipeline timing
JPS57164338A (en) * 1981-03-31 1982-10-08 Fujitsu Ltd Selection circuit for priority

Also Published As

Publication number Publication date
AU540649B2 (en) 1984-11-29
KR860000904B1 (ko) 1986-07-16
KR840005230A (ko) 1984-11-05
EP0097499B1 (en) 1989-08-23
AU1588383A (en) 1983-12-22
DE3380457D1 (en) 1989-09-28
CA1193024A (en) 1985-09-03
EP0097499A2 (en) 1984-01-04
EP0097499A3 (en) 1985-07-31
ES8501545A1 (es) 1984-12-01
BR8303232A (pt) 1984-01-31

Similar Documents

Publication Publication Date Title
ES523748A0 (es) Sistema de control de traduccion de direcciones en un sistema de proceso de datos.
ES523749A0 (es) Sistema de proceso de datos.
ES507355A0 (es) Sistema de proceso de datos.
IT8224060A0 (it) Procedimento di mappatura della memoria in sistema di elaborazione dati.
MX158195A (es) Mejoras en una memoria provisional para un sistema de procesamiento de datos
ES500467A0 (es) Dispositivo de control de direccion en un sistema de trata- miento de datos
IT1206331B (it) Architettura di sistema di elaborazione dati.
DE3580778D1 (de) Datenverarbeitungsvorrichtung.
NO166985C (no) Laaseanordning for anvendelse i et databehandlingssystem.
DE3587960D1 (de) Datenverarbeitungsanlage mit einem Speicherzugriffssteuergerät.
ES520118A0 (es) Perfeccionamientos en un sistema para controlar una unidad de almacenamiento de claves en un aparato de proceso de datos.
ES517025A0 (es) Aparato de tratamiento de datos perfeccionado.
ES522616A0 (es) Un metodo de edicion, en la memoria de un sistema de tratamiento de datos, de informacion de caracteres y-o imagen.
MX151066A (es) Mejoras en unidad periferica para un sistema de procesamiento de datos
ES492247A0 (es) Un sistema de tratamiento de datos
DE3177233D1 (de) Datenverarbeitungssystem.
EP0056060A4 (en) Data processing system.
ES548696A0 (es) Un sistema de tratamiento de datos.
ES518824A0 (es) Un dispositivo de control de busqueda en un procesador de un sistema de tratamiento de datos.
DE3483489D1 (de) Speicherzugriffseinrichtung in einem datenverarbeitungssystem.
EP0077404A4 (en) DATA PROCESSING SYSTEM.
DE3481145D1 (de) Bargeldverarbeitungssystem.
DE68912894D1 (de) Bilddatenverarbeitungsgerät.
DE3381724D1 (de) Fehlereingrenzung in verteiltem datenverarbeitungsbetrieb.
DE68900708D1 (de) Datenuebertragungsverarbeitungssystem.

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 19971001