ES487294A1 - Perfeccionamientos en una unidad central para sistemas de procesos de datos cpu - Google Patents
Perfeccionamientos en una unidad central para sistemas de procesos de datos cpuInfo
- Publication number
- ES487294A1 ES487294A1 ES487294A ES487294A ES487294A1 ES 487294 A1 ES487294 A1 ES 487294A1 ES 487294 A ES487294 A ES 487294A ES 487294 A ES487294 A ES 487294A ES 487294 A1 ES487294 A1 ES 487294A1
- Authority
- ES
- Spain
- Prior art keywords
- code
- oer
- instruction
- cpu
- processing apparatus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30181—Instruction operation extension or modification
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30181—Instruction operation extension or modification
- G06F9/30189—Instruction operation extension or modification according to execution mode, e.g. mode flag
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Cosmetics (AREA)
Abstract
Perfeccionamientos en una unidad central para sistema de procesos de designado para ejecutar un programa de instrucciones almacenadas a través de una secuencia de ciclos de instrucciones, cuyo CPU (unidad central de procesos) está destinado a recibir una instrucción durante la fase de extracción de la instrucción de un ciclo de instrucción, y en respuesta a la instrucción, realizar durante la fase de ejecución del dato del ciclo de instrucción una operación del procesador en un dato almacenado especificado por la instrucción, comprendiendo la instrucción almacenada una parte de opcódigo y una parte de dirección o localización, comprendiendo el CPU un registrador de instrucciones para recibir la parte de opcódigo de la instrucción durante la fase de extracción de la instrucción del ciclo de instrucción y almacenar el opcódigo en todo el ciclo de instrucción y medios controladores para producir señales de orden correspondientes al funcionamiento del procesador durante la fase de ejecución deldato del ciclo de instrucción.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US05/974,426 US4293907A (en) | 1978-12-29 | 1978-12-29 | Data processing apparatus having op-code extension register |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ES487294A1 true ES487294A1 (es) | 1980-08-01 |
Family
ID=25522024
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES487294A Expired ES487294A1 (es) | 1978-12-29 | 1979-12-27 | Perfeccionamientos en una unidad central para sistemas de procesos de datos cpu |
Country Status (13)
| Country | Link |
|---|---|
| US (1) | US4293907A (es) |
| JP (1) | JPS55501075A (es) |
| AU (1) | AU542875B2 (es) |
| BE (1) | BE880888A (es) |
| CA (1) | CA1123959A (es) |
| CH (1) | CH650600A5 (es) |
| ES (1) | ES487294A1 (es) |
| FR (1) | FR2445555B1 (es) |
| GB (1) | GB2050659B (es) |
| IT (1) | IT1127771B (es) |
| NL (1) | NL7920197A (es) |
| SE (1) | SE424114B (es) |
| WO (1) | WO1980001423A1 (es) |
Families Citing this family (35)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0232797B1 (en) * | 1980-11-24 | 1991-12-11 | Texas Instruments Incorporated | Pseudo-microprogramming in microprocessor with compressed control rom and with strip layout of busses, alu and registers |
| US4519028A (en) * | 1981-02-17 | 1985-05-21 | Digital Equipment Corporation | CPU with multi-stage mode register for defining CPU operating environment including charging its communications protocol |
| US4577282A (en) * | 1982-02-22 | 1986-03-18 | Texas Instruments Incorporated | Microcomputer system for digital signal processing |
| US4519031A (en) * | 1982-02-22 | 1985-05-21 | Texas Instruments Incorporated | Microcomputer with accumulator saturation upon overflow |
| US4488219A (en) * | 1982-03-18 | 1984-12-11 | International Business Machines Corporation | Extended control word decoding |
| US4812971A (en) * | 1983-10-03 | 1989-03-14 | Digital Equipment Corporation | Central processing unit for a digital computer |
| US4586130A (en) * | 1983-10-03 | 1986-04-29 | Digital Equipment Corporation | Central processing unit for a digital computer |
| US4893235A (en) * | 1983-10-03 | 1990-01-09 | Digital Equipment Corporation | Central processing unit for a digital computer |
| DE3500377A1 (de) * | 1984-01-16 | 1985-07-25 | N.V. Philips' Gloeilampenfabrieken, Eindhoven | Verfahren zur bearbeitung maschinencodierter befehlswoerter und datenprozessor durch durchfuehrung des verfahrens |
| DE3577242D1 (de) * | 1984-08-14 | 1990-05-23 | Trt Telecom Radio Electr | Prozessor zur verarbeitung von daten verschiedener darstellungsarten und geeignetes multipliziergeraet fuer einen solchen prozessor. |
| FR2569285B1 (fr) * | 1984-08-14 | 1989-02-03 | Trt Telecom Radio Electr | Processeur pour effectuer suivant differents modes le traitement de donnees et dispositif de multiplication convenant pour un tel processeur |
| JP2565495B2 (ja) * | 1986-08-27 | 1996-12-18 | 株式会社日立製作所 | デ−タ処理システム |
| US5218712A (en) * | 1987-07-01 | 1993-06-08 | Digital Equipment Corporation | Providing a data processor with a user-mode accessible mode of operations in which the processor performs processing operations without interruption |
| JP2845433B2 (ja) * | 1987-09-07 | 1999-01-13 | 日本電気株式会社 | 集積回路装置 |
| NL8800071A (nl) * | 1988-01-13 | 1989-08-01 | Philips Nv | Dataprocessorsysteem en videoprocessorsysteem, voorzien van een dergelijk dataprocessorsysteem. |
| JPH01297764A (ja) * | 1988-05-25 | 1989-11-30 | Nec Corp | プロセッサ |
| US5280620A (en) * | 1988-12-16 | 1994-01-18 | U.S. Philips Corporation | Coupling network for a data processor, including a series connection of a cross-bar switch and an array of silos |
| DE69030573D1 (de) * | 1989-01-17 | 1997-05-28 | Fujitsu Ltd | Ablaufsteuerung zur decodierung von befehlen variabler länge für ein mikroprozessor |
| DE68928980T2 (de) * | 1989-11-17 | 1999-08-19 | Texas Instruments Inc. | Multiprozessor mit Koordinatenschalter zwischen Prozessoren und Speichern |
| US5446865A (en) * | 1990-03-13 | 1995-08-29 | At&T Corp. | Processor adapted for sharing memory with more than one type of processor |
| DE69327504T2 (de) * | 1992-10-19 | 2000-08-10 | Koninklijke Philips Electronics N.V., Eindhoven | Datenprozessor mit Operationseinheiten, die gemeinsam Gruppen von Registerspeichern benutzen |
| US5848289A (en) * | 1992-11-27 | 1998-12-08 | Motorola, Inc. | Extensible central processing unit |
| JPH07281890A (ja) * | 1994-04-06 | 1995-10-27 | Mitsubishi Electric Corp | 命令セット及びそのマイクロコンピュータによる実行方法 |
| US5890222A (en) * | 1995-01-04 | 1999-03-30 | International Business Machines Corporation | Method and system for addressing registers in a data processing unit in an indirect addressing mode |
| FR2731095B1 (fr) * | 1995-02-23 | 1997-04-30 | Dufal Frederic | Procede et dispositif de commande simultanee des etats de controle des unites d'execution d'un processeur programmable a architecture du type pipeline, notamment un processeur de traitement d'images |
| FR2731094B1 (fr) * | 1995-02-23 | 1997-04-30 | Dufal Frederic | Procede et dispositif de commande simultanee des etats de controle des unites d'execution d'un processeur programmable |
| US6298002B1 (en) * | 1999-12-14 | 2001-10-02 | Intel Corporation | Memory structures having selectively disabled portions for power conservation |
| US7124160B2 (en) | 2000-03-08 | 2006-10-17 | Sun Microsystems, Inc. | Processing architecture having parallel arithmetic capability |
| HK1048539A1 (zh) * | 2000-03-08 | 2003-04-04 | Sun Microsystems, Inc. | 设有次字元的置换功能及操作码(opcode)的修正功能的处理架构 |
| AU2001245519A1 (en) | 2000-03-08 | 2001-09-17 | Sun Microsystems, Inc. | Processing architecture having an array bounds check capability |
| US7028170B2 (en) | 2000-03-08 | 2006-04-11 | Sun Microsystems, Inc. | Processing architecture having a compare capability |
| FR2867874A1 (fr) * | 2004-03-22 | 2005-09-23 | St Microelectronics Sa | Dispositif et procede de gestion d'un jeu d'instructions d'un microprocesseur |
| JP5217431B2 (ja) | 2007-12-28 | 2013-06-19 | 富士通株式会社 | 演算処理装置及び演算処理装置の制御方法 |
| US12271737B2 (en) * | 2019-01-31 | 2025-04-08 | Marvell Asia Pte, Ltd. | Pair merge execution units for microinstructions |
| GB2589334B (en) * | 2019-11-26 | 2022-01-05 | Advanced Risc Mach Ltd | Register-provided-opcode instruction |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL290823A (es) * | 1962-03-29 | |||
| US3292151A (en) * | 1962-06-04 | 1966-12-13 | Ibm | Memory expansion |
| US3331056A (en) * | 1964-07-15 | 1967-07-11 | Honeywell Inc | Variable width addressing arrangement |
| US3593312A (en) * | 1969-11-14 | 1971-07-13 | Burroughs Corp | Data processor having operand tags to identify as single or double precision |
| US3764988A (en) * | 1971-03-01 | 1973-10-09 | Hitachi Ltd | Instruction processing device using advanced control system |
| US3781823A (en) * | 1972-07-28 | 1973-12-25 | Bell Telephone Labor Inc | Computer control unit capable of dynamically reinterpreting instructions |
| JPS5171648A (es) * | 1974-12-18 | 1976-06-21 | Panafacom Ltd | |
| JPS5245232A (en) * | 1975-10-08 | 1977-04-09 | Hitachi Ltd | Micro program modification circuit |
| US4021655A (en) * | 1976-03-30 | 1977-05-03 | International Business Machines Corporation | Oversized data detection hardware for data processors which store data at variable length destinations |
| US4117536A (en) * | 1976-12-27 | 1978-09-26 | International Business Machines Corporation | Instruction processing control apparatus |
| US4161784A (en) * | 1978-01-05 | 1979-07-17 | Honeywell Information Systems, Inc. | Microprogrammable floating point arithmetic unit capable of performing arithmetic operations on long and short operands |
-
1978
- 1978-12-29 US US05/974,426 patent/US4293907A/en not_active Expired - Lifetime
-
1979
- 1979-12-06 NL NL7920197A patent/NL7920197A/nl unknown
- 1979-12-06 JP JP50030579A patent/JPS55501075A/ja active Pending
- 1979-12-06 WO PCT/US1979/001045 patent/WO1980001423A1/en not_active Ceased
- 1979-12-06 GB GB8027349A patent/GB2050659B/en not_active Expired
- 1979-12-06 CH CH6635/80A patent/CH650600A5/de not_active IP Right Cessation
- 1979-12-17 CA CA342,084A patent/CA1123959A/en not_active Expired
- 1979-12-20 AU AU54064/79A patent/AU542875B2/en not_active Ceased
- 1979-12-24 FR FR7931593A patent/FR2445555B1/fr not_active Expired
- 1979-12-27 ES ES487294A patent/ES487294A1/es not_active Expired
- 1979-12-27 BE BE0/198767A patent/BE880888A/fr not_active IP Right Cessation
- 1979-12-28 IT IT28442/79A patent/IT1127771B/it active
-
1980
- 1980-08-27 SE SE8005989A patent/SE424114B/sv not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| GB2050659B (en) | 1983-05-18 |
| FR2445555B1 (fr) | 1986-07-18 |
| FR2445555A1 (fr) | 1980-07-25 |
| US4293907A (en) | 1981-10-06 |
| CH650600A5 (de) | 1985-07-31 |
| JPS55501075A (es) | 1980-12-04 |
| IT1127771B (it) | 1986-05-21 |
| BE880888A (fr) | 1980-04-16 |
| IT7928442A0 (it) | 1979-12-28 |
| WO1980001423A1 (en) | 1980-07-10 |
| AU542875B2 (en) | 1985-03-21 |
| CA1123959A (en) | 1982-05-18 |
| SE8005989L (sv) | 1980-08-27 |
| GB2050659A (en) | 1981-01-07 |
| AU5406479A (en) | 1980-07-10 |
| NL7920197A (nl) | 1980-11-28 |
| SE424114B (sv) | 1982-06-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ES487294A1 (es) | Perfeccionamientos en una unidad central para sistemas de procesos de datos cpu | |
| JPS56149646A (en) | Operation controller | |
| GB1410837A (en) | Data processors | |
| EP0415461A3 (en) | Central processing unit supporting variable length instructions | |
| GB1512619A (en) | Data processing apparatus | |
| DE3579507D1 (de) | Virtuelle vektorregister fuer vektorverarbeitungssystem. | |
| EP0264216A3 (en) | Implied domain addressing | |
| JPS57176457A (en) | Data processor | |
| JPS57114950A (en) | Loop processing system for program controller | |
| JPS6472237A (en) | Address calculation system | |
| JPS57756A (en) | Data processor | |
| JPS57136206A (en) | Sequence controller | |
| EP0265972A3 (en) | Control of the program counter used in a pipelined computer | |
| JPS57168345A (en) | Data processing device | |
| EP0264215A3 (en) | Fast entry to emulation | |
| JPS6049335B2 (ja) | マイクロプログラム制御方式のデ−タ処理装置における分岐アドレス決定方式 | |
| JPS5474338A (en) | Information processor | |
| JPS5617402A (en) | Programmable sequence controller | |
| JPS5644941A (en) | Microprogram control unit | |
| JPS5258438A (en) | Interrupt control unit for computer | |
| JPS54107239A (en) | Program execution order control system | |
| JPS5794853A (en) | Data processor | |
| JPS5720844A (en) | Arithmetic controller | |
| JPS5515545A (en) | Microprogram control type information processor | |
| JPS55166739A (en) | Data processor |