ES394152A1 - Metodo para preparar plaquitas delgadas de un material se- miconductor provistas de regiones dopadas discretas. - Google Patents
Metodo para preparar plaquitas delgadas de un material se- miconductor provistas de regiones dopadas discretas.Info
- Publication number
- ES394152A1 ES394152A1 ES394152A ES394152A ES394152A1 ES 394152 A1 ES394152 A1 ES 394152A1 ES 394152 A ES394152 A ES 394152A ES 394152 A ES394152 A ES 394152A ES 394152 A1 ES394152 A1 ES 394152A1
- Authority
- ES
- Spain
- Prior art keywords
- region
- slice
- conductivity
- discrete
- semiconductor material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000000463 material Substances 0.000 title abstract 4
- 238000000034 method Methods 0.000 title abstract 3
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 150000002500 ions Chemical class 0.000 abstract 3
- 238000000137 annealing Methods 0.000 abstract 1
- 230000015572 biosynthetic process Effects 0.000 abstract 1
- 238000000866 electrolytic etching Methods 0.000 abstract 1
- 238000010438 heat treatment Methods 0.000 abstract 1
- 239000007943 implant Substances 0.000 abstract 1
- 238000005468 ion implantation Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3063—Electrolytic etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/914—Doping
- Y10S438/924—To facilitate selective etching
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Drying Of Semiconductors (AREA)
- Weting (AREA)
- Bipolar Transistors (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US5997770A | 1970-07-31 | 1970-07-31 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ES394152A1 true ES394152A1 (es) | 1974-04-01 |
Family
ID=22026542
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES394152A Expired ES394152A1 (es) | 1970-07-31 | 1971-07-27 | Metodo para preparar plaquitas delgadas de un material se- miconductor provistas de regiones dopadas discretas. |
Country Status (11)
| Country | Link |
|---|---|
| US (1) | US3642593A (es) |
| JP (1) | JPS517980B1 (es) |
| AU (1) | AU432312B2 (es) |
| BE (1) | BE770538A (es) |
| CH (1) | CH530093A (es) |
| ES (1) | ES394152A1 (es) |
| FR (1) | FR2099721B1 (es) |
| GB (1) | GB1307030A (es) |
| IE (1) | IE35540B1 (es) |
| NL (1) | NL152705B (es) |
| SE (1) | SE362015B (es) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4554059A (en) * | 1983-11-04 | 1985-11-19 | Harris Corporation | Electrochemical dielectric isolation technique |
| DE3889830D1 (de) * | 1987-09-30 | 1994-07-07 | Siemens Ag | Verfahren zum Ätzen von (100) Silizium. |
| US5136344A (en) * | 1988-11-02 | 1992-08-04 | Universal Energy Systems, Inc. | High energy ion implanted silicon on insulator structure |
| US5702586A (en) * | 1994-06-28 | 1997-12-30 | The United States Of America As Represented By The Secretary Of The Navy | Polishing diamond surface |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| USB421061I5 (es) * | 1964-12-24 | |||
| NL6703014A (es) * | 1967-02-25 | 1968-08-26 | ||
| US3523042A (en) * | 1967-12-26 | 1970-08-04 | Hughes Aircraft Co | Method of making bipolar transistor devices |
-
1970
- 1970-07-31 US US59977A patent/US3642593A/en not_active Expired - Lifetime
-
1971
- 1971-07-23 SE SE09510/71A patent/SE362015B/xx unknown
- 1971-07-26 IE IE945/71A patent/IE35540B1/xx unknown
- 1971-07-26 AU AU31653/71A patent/AU432312B2/en not_active Expired
- 1971-07-26 CH CH1098971A patent/CH530093A/de not_active IP Right Cessation
- 1971-07-27 ES ES394152A patent/ES394152A1/es not_active Expired
- 1971-07-27 BE BE770538A patent/BE770538A/xx unknown
- 1971-07-29 GB GB3572471A patent/GB1307030A/en not_active Expired
- 1971-07-30 FR FR7128158A patent/FR2099721B1/fr not_active Expired
- 1971-07-30 JP JP46056840A patent/JPS517980B1/ja active Pending
- 1971-07-30 NL NL717110572A patent/NL152705B/xx not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| GB1307030A (en) | 1973-02-14 |
| CH530093A (de) | 1972-10-31 |
| FR2099721B1 (es) | 1977-08-05 |
| IE35540B1 (en) | 1976-03-18 |
| AU3165371A (en) | 1973-02-01 |
| BE770538A (fr) | 1971-12-01 |
| FR2099721A1 (es) | 1972-03-17 |
| SE362015B (es) | 1973-11-26 |
| DE2137423A1 (de) | 1972-02-03 |
| DE2137423B2 (de) | 1973-10-31 |
| IE35540L (en) | 1972-01-31 |
| NL7110572A (es) | 1972-02-02 |
| JPS517980B1 (es) | 1976-03-12 |
| AU432312B2 (en) | 1973-02-22 |
| US3642593A (en) | 1972-02-15 |
| NL152705B (nl) | 1977-03-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1421222A (en) | Transistors and to methods of making them | |
| ES8602300A1 (es) | Un metodo de producir un semiconductor de silicio que ha sido impurificado por implantacion ionica | |
| GB1375355A (es) | ||
| GB1464801A (en) | Production of doped zones of one conductivity type in semi conductor bodies | |
| US3868274A (en) | Method for fabricating MOS devices with a multiplicity of thresholds on a semiconductor substrate | |
| GB1269359A (en) | Improvements in or relating to semiconductors and methods of doping semiconductors | |
| GB1417055A (en) | Thin-layer complementary-channel mos circuits | |
| GB1424959A (en) | Manufacuture of semiconductor devices | |
| GB1067926A (en) | Improvements in or relating to semiconductors | |
| US5654210A (en) | Process for making group IV semiconductor substrate treated with one or more group IV elements to form one or more barrier regions capable of inhibiting migration of dopant materials in substrate | |
| KR890003044A (ko) | 반도체 장치 및 그의 제조방법 | |
| US4851360A (en) | NMOS source/drain doping with both P and As | |
| US4596068A (en) | Process for minimizing boron depletion in N-channel FET at the silicon-silicon oxide interface | |
| ES394152A1 (es) | Metodo para preparar plaquitas delgadas de un material se- miconductor provistas de regiones dopadas discretas. | |
| JPS5316581A (en) | Insulated gate type field effect transistor | |
| JP3165051B2 (ja) | 半導体素子のウェル形成方法 | |
| JPS6428959A (en) | Manufacture of bipolar transistor | |
| ES386515A1 (es) | Un metodo de manufacturar un dispositivo semiconductor. | |
| JPS51142975A (en) | Production method of semiconductor devices | |
| JPS5331978A (en) | Production of complementary field effect semiconductor device | |
| GB1402998A (en) | Apparatus and process for forming p-n junction semiconductor units | |
| JPS51116675A (en) | Manufacturing method for a semiconductor device | |
| Sedgwick et al. | Short time annealing of As and B ion implanted Si using tungsten-halogen lamps | |
| Chu et al. | Interference of arsenic diffusion by argon implantation | |
| GB1289650A (es) |