ES2135799T3 - Procedimiento y disposicion de circuito para cargar ordenadores con un programa de arranque. - Google Patents

Procedimiento y disposicion de circuito para cargar ordenadores con un programa de arranque.

Info

Publication number
ES2135799T3
ES2135799T3 ES96101148T ES96101148T ES2135799T3 ES 2135799 T3 ES2135799 T3 ES 2135799T3 ES 96101148 T ES96101148 T ES 96101148T ES 96101148 T ES96101148 T ES 96101148T ES 2135799 T3 ES2135799 T3 ES 2135799T3
Authority
ES
Spain
Prior art keywords
computers
loading
procedure
circuit arrangement
starting program
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES96101148T
Other languages
English (en)
Inventor
Hardy Boos
Joachim Endler
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel CIT SA
Alcatel Lucent SAS
Original Assignee
Alcatel CIT SA
Alcatel SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel CIT SA, Alcatel SA filed Critical Alcatel CIT SA
Application granted granted Critical
Publication of ES2135799T3 publication Critical patent/ES2135799T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/177—Initialisation or configuration control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4405—Initialisation of multiprocessor systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computer Security & Cryptography (AREA)
  • Multi Processors (AREA)
  • Executing Machine-Instructions (AREA)
  • Stored Programmes (AREA)

Abstract

EN UNA UNION DE ORDENADORES DEBEN SER CARGADOS DESPUES DE LA CONEXION DE LA TENSION DE ABASTECIMIENTO O DESPUES DE UN PROCESO DE REAJUSTE LOS SUBORDENADORES, CONTROLADOS POR EL ORDENADOR PRINCIPAL, CON UN PROGRAMA DE ARRANQUE DE ORDENADOR. PARA ELLO CADA SUBORDENADOR CONTIENE UNA MEMORIA DE RUTINA DE ARRANQUE, O EL PROGRAMA DE ARRANQUE DEL ORDENADOR SE TRANSMITE A PARTIR DEL ORDENADOR PRINCIPAL A TRAVES DE UNA DUAL-PORT-MEMORY A LOS SUBORDENADORES INDIVIDUALES. LA MEMORIA PERMANENTE NECESARIA ES SIN EMBARGO CARA. DE ACUERDO CON LA INVENCION SE COORDINA CADA SUBORDENADOR (2,3) CON UN REGISTRO (21,31) BIDIRECCIONAL Y EL PROCESO DE CARGA DEL PROGRAMA DE ARRANQUE SE CONSIGUE EN FORMA DE TRAMOS DE PROGRAMA. LOS REGISTROS (21,31) BIDIRECCIONALES SON MUCHO MAS BARATOS QUE LA DUAL-PORT-MEMORY, Y TIENEN UNA RECEPCION DE POTENCIA REDUCIDA.
ES96101148T 1995-02-02 1996-01-27 Procedimiento y disposicion de circuito para cargar ordenadores con un programa de arranque. Expired - Lifetime ES2135799T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19503312A DE19503312A1 (de) 1995-02-02 1995-02-02 Verfahren und Schaltungsanordnung für das Laden von Rechnern mit einem Rechnerstartprogramm

Publications (1)

Publication Number Publication Date
ES2135799T3 true ES2135799T3 (es) 1999-11-01

Family

ID=7752959

Family Applications (1)

Application Number Title Priority Date Filing Date
ES96101148T Expired - Lifetime ES2135799T3 (es) 1995-02-02 1996-01-27 Procedimiento y disposicion de circuito para cargar ordenadores con un programa de arranque.

Country Status (4)

Country Link
EP (1) EP0725338B1 (es)
AT (1) ATE184408T1 (es)
DE (2) DE19503312A1 (es)
ES (1) ES2135799T3 (es)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19752850C1 (de) * 1997-11-28 1999-03-04 Siemens Nixdorf Inf Syst Überwachungssystem für Datenverarbeitungsanlagen
DE19757290C1 (de) * 1997-12-22 1999-03-04 Siemens Ag Verfahren zum Betreiben eines Steuerrrechners, insbesondere eines Insassenschutzsystem-Steuergeräts in einem Kraftfahrzeug und entsprechend arbeitendes Steuergerät
FI20011881A (fi) * 2001-09-25 2003-03-26 Nokia Corp Menetelmä tukiaseman hajautetun prosessoriarkkitehtuurin käynnistämiseksi ja tukiasema

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4590556A (en) * 1983-01-17 1986-05-20 Tandy Corporation Co-processor combination
DE3639571A1 (de) * 1986-11-20 1988-06-01 Standard Elektrik Lorenz Ag Verfahren und schaltungsanordnung zum urladen eines zweitrechners
DE68922521T2 (de) * 1988-03-28 1996-01-18 Ibm Sekundärprozessorinitialisierungssystem.
ATE177856T1 (de) * 1989-09-29 1999-04-15 Siemens Ag Elektronische einrichtung mit einer mehrzahl von mikroprozessoranordnungen
JPH04264951A (ja) * 1991-02-20 1992-09-21 Pioneer Electron Corp ディジタル信号処理装置
JP2686856B2 (ja) * 1991-03-07 1997-12-08 株式会社リコス 自動ダウンロード装置
DE4307413C2 (de) * 1993-03-09 1997-02-06 Siemens Ag Verfahren zum Laden von für den Betrieb von elektrischen Einrichtungen erforderlichen Betriebsprogrammen
US5537654A (en) * 1993-05-20 1996-07-16 At&T Corp. System for PCMCIA peripheral to execute instructions from shared memory where the system reset signal causes switching between modes of operation by alerting the starting address

Also Published As

Publication number Publication date
EP0725338A1 (de) 1996-08-07
DE19503312A1 (de) 1996-08-08
EP0725338B1 (de) 1999-09-08
ATE184408T1 (de) 1999-09-15
DE59602976D1 (de) 1999-10-14

Similar Documents

Publication Publication Date Title
EP0263447A3 (en) A method and apparatus for implementing a branch and return on address instruction in a digital data processing system
EP0343992A3 (en) Multiprocessor system
ES2135799T3 (es) Procedimiento y disposicion de circuito para cargar ordenadores con un programa de arranque.
JPS57203161A (en) One-chip microcomputer
JPS5423343A (en) Microprogram controller
JPS6433656A (en) Control system for transfer of data
JPS5440049A (en) Information process system
JPS57203162A (en) One-chip microcomputer
EP0355020A3 (en) Transaction processing apparatus capable of performing additional processing
JPS5697169A (en) Multidata processing system
JPS57191758A (en) System for storing test program in main storage
JPS5475954A (en) Data channel unit
JPS57157329A (en) Input and output control system in electronic computer system
JPS57143669A (en) Debugging device for multiprocessor system
JPS6472236A (en) Information processor with string operating instruction
JPS54152440A (en) Microprogram controller
JPS56132620A (en) Electronic computer
JPS6455652A (en) Data processor
JPS6441938A (en) Microcomputer developing device
DAVISON The Skynet 2 events prediction program EVENTS 2(conjection and eclipse times)
JPS56127228A (en) Bootstrap controller
JPS54152833A (en) Display system
JPS57191729A (en) System initializing system
JPS5473532A (en) Process input/output unit
JPS556682A (en) Data processing system

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 725338

Country of ref document: ES