ES2080074T3 - Transferencia de datos entre memorias. - Google Patents

Transferencia de datos entre memorias.

Info

Publication number
ES2080074T3
ES2080074T3 ES89308308T ES89308308T ES2080074T3 ES 2080074 T3 ES2080074 T3 ES 2080074T3 ES 89308308 T ES89308308 T ES 89308308T ES 89308308 T ES89308308 T ES 89308308T ES 2080074 T3 ES2080074 T3 ES 2080074T3
Authority
ES
Spain
Prior art keywords
display data
bytes
planar
byte
pair
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES89308308T
Other languages
English (en)
Inventor
Arthur Michael Sherman
Peter Cornelius Yanker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of ES2080074T3 publication Critical patent/ES2080074T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/14—Display of multiple viewports

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Digital Computer Display Output (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Memory System (AREA)

Abstract

LAS UNIDADES DE DATOS DE VISUALIZACION SE TRANSFIEREN EN UN SISTEMA DE PC/INTERFAZ DE VISUALIZACION DE GRAFICOS QUE COMPRENDE TRES UNIDADES DE MEMORIA; UNA MEMORIA FUENTE (10) QUE SE DIRECCIONA EN INCREMENTOS DE BYTE PLANARIOS Y ALMACENA UNIDADES DE DATOS DE VISUALIZACION EN BASE A UN BIT POR PLANO; UNA MEMORIA OBJETIVO (42) PARA ALMACENAR UNIDADES DE DATOS DE VISUALIZACION DE UN MODO ADECUADO PARA EL FUNCIONAMIENTO DE UNA UNIDAD DE VISUALIZACION; Y UN BUFFER DE VENTANA (37) PARA TRANSFERIR UNIDADES DE DATOS DE VISUALIZACION DESDE LA MEMORIA FUENTE A LA MEMORIA OBJETIVO. UNA CANTIDAD DE BYTES DE UNIDADES DE DATOS DE VISUALIZACION SE TRANSFIEREN DE LA MEMORIA FUENTE (10) A LA MEMORIA OBJETIVO (42) MEDIANTE EL ACCESO DE PARES DE BYTES PLANARIOS, CUYO PAR DE BYTES PLANARIOS PUEDE TENER UN BYTE DE UNIDAD DE DATOS DE VISUALIZACION DE PUENTE ENTRE ELLOS. EL METODO COMPRENDE LA SELECCION DE UN PRIMER PAR DE BYTES PLANARIOS DE LA MEMORIA FUENTE; LA ALINEACION DEL BYTE DE UNIDAD DE DATOS DE VISUALIZACION QUE ESTA TOTAL MENTE DENTRO DEL PRIMER PAR SELECCIONADO DE BYTES PLANARIOS; LA SELECCION DE UN SEGUNDO PAR DE BYTES DE LA MEMORIA FUENTE; LA ALINEACION DEL BYTE DE UNIDAD DE DATOS DE VISUALIZACION QUE ESTA TOTALMENTE DENTRO DEL SEGUNDO PAR SELECCIONADO DE BYTES PLANARIOS; LA CONSOLIDACION DEL BYTE DE UNIDAD DE DATOS DE VISUALIZACION QUE HACE DE PUENTE ENTRE EL PRIMER PAR Y EL SEGUNDO PAR DE BYTES PLANARIOS SELECCIONADOS; LA ALINEACION DEL BYTE CONSOLIDADO DE UNIDAD DE DATOS DE VISUALIZACION; Y LA TRANSFERENCIA DE LOS BYTES ALINEADOS DE UNIDADES DE DATOS DE VISUALIZACION AL MEDIO DE BUFFER DE VENTANA.
ES89308308T 1988-09-06 1989-08-16 Transferencia de datos entre memorias. Expired - Lifetime ES2080074T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/242,327 US4916654A (en) 1988-09-06 1988-09-06 Method for transfer of data via a window buffer from a bit-planar memory to a selected position in a target memory

Publications (1)

Publication Number Publication Date
ES2080074T3 true ES2080074T3 (es) 1996-02-01

Family

ID=22914344

Family Applications (1)

Application Number Title Priority Date Filing Date
ES89308308T Expired - Lifetime ES2080074T3 (es) 1988-09-06 1989-08-16 Transferencia de datos entre memorias.

Country Status (8)

Country Link
US (1) US4916654A (es)
EP (1) EP0358353B1 (es)
JP (1) JPH0740242B2 (es)
AU (1) AU616560B2 (es)
CA (1) CA1317686C (es)
DE (1) DE68924891T2 (es)
ES (1) ES2080074T3 (es)
MX (1) MX168088B (es)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2012798C (en) * 1989-06-16 1994-11-08 Michael William Ronald Bayley Digital image overlay system and method
US5280601A (en) * 1990-03-02 1994-01-18 Seagate Technology, Inc. Buffer memory control system for a magnetic disc controller
US5319395A (en) * 1990-05-16 1994-06-07 International Business Machines Corporation Pixel depth converter for a computer video display
JPH0792660B2 (ja) * 1990-05-16 1995-10-09 インターナショナル・ビジネス・マシーンズ・コーポレイション コンピュータ・ビデオ・ディスプレイ用のピクセル深さコンバータ
CA2045705A1 (en) * 1990-06-29 1991-12-30 Richard Lee Sites In-register data manipulation in reduced instruction set processor
US5319388A (en) * 1992-06-22 1994-06-07 Vlsi Technology, Inc. VGA controlled having frame buffer memory arbitration and method therefor
US6820195B1 (en) * 1999-10-01 2004-11-16 Hitachi, Ltd. Aligning load/store data with big/little endian determined rotation distance control

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3973245A (en) * 1974-06-10 1976-08-03 International Business Machines Corporation Method and apparatus for point plotting of graphical data from a coded source into a buffer and for rearranging that data for supply to a raster responsive device
US3938102A (en) * 1974-08-19 1976-02-10 International Business Machines Corporation Method and apparatus for accessing horizontal sequences and rectangular sub-arrays from an array stored in a modified word organized random access memory system
US3917933A (en) * 1974-12-17 1975-11-04 Sperry Rand Corp Error logging in LSI memory storage units using FIFO memory of LSI shift registers
US4434502A (en) * 1981-04-03 1984-02-28 Nippon Electric Co., Ltd. Memory system handling a plurality of bits as a unit to be processed
US4615018A (en) * 1983-03-24 1986-09-30 Ricoh Company, Ltd. Method for writing data into a memory
JPS60245062A (ja) * 1984-05-18 1985-12-04 Matsushita Electric Ind Co Ltd デ−タ転送装置
JPS62103893A (ja) * 1985-10-30 1987-05-14 Toshiba Corp 半導体メモリ及び半導体メモリシステム
JPS62105273A (ja) * 1985-10-31 1987-05-15 Toshiba Corp ビツトマツプメモリ制御装置
JPS62248041A (ja) * 1986-01-23 1987-10-29 テキサス　インスツルメンツ　インコ−ポレイテツド デ−タ処理装置及びメモリアクセス制御器
US4912658A (en) * 1986-04-18 1990-03-27 Advanced Micro Devices, Inc. Method and apparatus for addressing video RAMS and refreshing a video monitor with a variable resolution

Also Published As

Publication number Publication date
AU4119989A (en) 1990-03-15
US4916654A (en) 1990-04-10
MX168088B (es) 1993-05-03
JPH0282329A (ja) 1990-03-22
DE68924891T2 (de) 1996-06-20
EP0358353B1 (en) 1995-11-22
AU616560B2 (en) 1991-10-31
DE68924891D1 (de) 1996-01-04
CA1317686C (en) 1993-05-11
JPH0740242B2 (ja) 1995-05-01
EP0358353A3 (en) 1991-08-21
EP0358353A2 (en) 1990-03-14

Similar Documents

Publication Publication Date Title
DE69409602T2 (de) Datenspeicherungssystemarchitektur
ES2140231T3 (es) Dispositivo omnidireccional de localizacion de codigos de barras.
ES2137192T3 (es) Una disposicion conmutadora en modo de transferencia asincrona.
EP0817061A3 (en) Method for increasing the data storage rate of a computer system
ES2080074T3 (es) Transferencia de datos entre memorias.
BRPI0414208A (pt) método e aparelho de gravar informação de gerenciamento, meio fìsico de gravação
ES2093644T3 (es) Sistema de comunicacion por radio digital y radio bidireccional.
AU5148700A (en) Method for flashing a read only memory (rom) chip of a host adapter with updatedbios code
TW200502767A (en) A log-structured write cache for data storage devices and systems
SG25291G (en) Data storage hierachy and its use for data storage space management
GB1488043A (en) Data storage system
ES2186345T3 (es) Memoria optica de datos.
ES2030524T3 (es) Sistema de conmutacion de informaciones con prioridades.
ES2175119T3 (es) Dispositivo de lentes y aparato de captacion optica que utiliza el dispositivo de lentes.
PE8491A1 (es) Sistema y metodo de revestimiento de imagen digital
EP1039388A3 (en) Block erasable semiconductor memory device with defective block replacement
US20070088932A1 (en) System and method for addressing memory and transferring data
GB2399920A (en) System and method for handling device accesses to a memory providing increased memory access security
ATE199991T1 (de) Elektronisches etikett zum optischen lesen/schreiben
ES2095209T3 (es) Sistema de tratamiento de actualizacion para un cajero automatico.
EP1532533A2 (en) Method, system, and program for memory based data transfer
CN107958438A (zh) 一种OpenGL新建显示列表电路
ES2057861T3 (es) Medio de almacenamiento de datos y metodos para registrar y leer datos.
ES2192526T3 (es) Memoria de datos y procedimiento para escribir informacion en una memoria de datos.
BR9908611A (pt) Processo de gravar informações em tempo real e parâmetros de reprodução relacionados com os mesmos sobre um suporte de informação, aparelhos de gravação e de reprodução e suporte de informações

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 358353

Country of ref document: ES