ES2077599T3 - Circuito de sincronizacion de impulso de reloj. - Google Patents

Circuito de sincronizacion de impulso de reloj.

Info

Publication number
ES2077599T3
ES2077599T3 ES90105711T ES90105711T ES2077599T3 ES 2077599 T3 ES2077599 T3 ES 2077599T3 ES 90105711 T ES90105711 T ES 90105711T ES 90105711 T ES90105711 T ES 90105711T ES 2077599 T3 ES2077599 T3 ES 2077599T3
Authority
ES
Spain
Prior art keywords
clock
clock signal
measuring circuit
synchronization circuit
flop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES90105711T
Other languages
English (en)
Inventor
Peter Dipl-Ing Preller
Andreas Dipl-Ing Grubert
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Application granted granted Critical
Publication of ES2077599T3 publication Critical patent/ES2077599T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)

Abstract

LA INVENCION: DESCRIBE UNA DISPOSICION DE SINCRONIZACION QUE CONTIENE UN FLIP-FLOP (2) QUE SE CONTROLA RITMICAMENTE Y RECIBE DATOS DE ENTRADA DE LA SINCRONIZACION Y UNA DISPOSICION (4) DE MEDIDA QUE RECIBE LA SEÑAL DE DATOS A SINCRONIZAR Y DETERMINA LA DIFERENCIA DE FASE ENTRE EL PERFIL RITMICO VALORADO DE LAS SEÑALES RITMICAS Y EL PERFIL A VALORAR DE LAS SEÑALES DE LOS DATOS Y SE CARACTERIZA PORQUE AL QUEDARSE POR DEBAJO DE UNA ZONA PREDEFINIDA DE LA DIFERENCIA DE FASE SE CONMUTA LA SEÑAL RITMICA VALORADA EN UNA SEÑAL RITMICA DESPLAZADA EN FASE CON RESPECTO A LA SEÑAL RITMICA.
ES90105711T 1990-03-26 1990-03-26 Circuito de sincronizacion de impulso de reloj. Expired - Lifetime ES2077599T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP90105711A EP0448744B1 (de) 1990-03-26 1990-03-26 Taktsynchronisationsschaltung

Publications (1)

Publication Number Publication Date
ES2077599T3 true ES2077599T3 (es) 1995-12-01

Family

ID=8203816

Family Applications (1)

Application Number Title Priority Date Filing Date
ES90105711T Expired - Lifetime ES2077599T3 (es) 1990-03-26 1990-03-26 Circuito de sincronizacion de impulso de reloj.

Country Status (6)

Country Link
US (1) US5126587A (es)
EP (1) EP0448744B1 (es)
JP (1) JPH04223729A (es)
AT (1) ATE128296T1 (es)
DE (1) DE59009692D1 (es)
ES (1) ES2077599T3 (es)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5742188A (en) * 1996-12-10 1998-04-21 Samsung Electronics., Ltd. Universal input data sampling circuit and method thereof
TWI316329B (en) * 2006-04-26 2009-10-21 Realtek Semiconductor Corp Phase selector, data receiving device, data transmitting device utilizing phase selector and clock-selecting method
US8183982B2 (en) 2007-08-14 2012-05-22 Infineon Technologies Ag System including reply signal that at least partially overlaps request
US20090310433A1 (en) * 2008-06-12 2009-12-17 Honeywell Internationa Inc. Data alignment and de-skew system and method for double data rate input data stream
CN109738954B (zh) * 2019-03-14 2024-03-15 南方科技大学 一种时钟同步电路、时钟同步方法和海底地震仪

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR567697A (fr) * 1923-06-21 1924-03-07 Commerciale Et Ind S A Soc Table de vulcanisation pour la fabrication de chaussures
US3590280A (en) * 1969-11-18 1971-06-29 Westinghouse Electric Corp Variable multiphase clock system
US3908084A (en) * 1974-10-07 1975-09-23 Bell Telephone Labor Inc High frequency character receiver
JPS5949745B2 (ja) * 1980-09-08 1984-12-04 富士通株式会社 クロック選択方式
JPS6347105Y2 (es) * 1981-01-13 1988-12-06
JPS59190754A (ja) * 1983-04-14 1984-10-29 Oki Electric Ind Co Ltd ビツト位相同期回路
DE3332939A1 (de) * 1983-09-13 1985-03-28 ANT Nachrichtentechnik GmbH, 7150 Backnang Schaltungsanordnung zum synchronisieren der flanken von binaersignalen mit einem takt
FR2567697B1 (fr) * 1984-07-13 1991-03-29 Servel Michel Dispositif de localisation des transitions d'un signal de donnees par rapport a un signal d'horloge et mecanisme de cadrage comprenant un tel dispositif
JPS61164354A (ja) * 1985-01-16 1986-07-25 Mitsubishi Electric Corp タイミングパルスの位相選択回路
US4996444A (en) * 1989-09-21 1991-02-26 Northern Telecom Limited Clock recovery circuit

Also Published As

Publication number Publication date
ATE128296T1 (de) 1995-10-15
EP0448744B1 (de) 1995-09-20
US5126587A (en) 1992-06-30
JPH04223729A (ja) 1992-08-13
DE59009692D1 (de) 1995-10-26
EP0448744A1 (de) 1991-10-02

Similar Documents

Publication Publication Date Title
KR910013870A (ko) 캠코더의 편집시스템
DE3485782D1 (de) Taktsynchronisierungsschaltung.
NO180698C (no) Datainngangskrets med digital faselåst slöyfe
ES2077599T3 (es) Circuito de sincronizacion de impulso de reloj.
EP0425041A3 (en) Digital circuit for the processing of an analogue picture signal with an asynchronous clock
DE59508071D1 (de) Integrierbare taktgewinnungsschaltung
KR880008563A (ko) 동기회로
JPS5797751A (en) Circuit for adding artificial synchronizing signal
GR3015779T3 (en) Synchronisation method of a counter generated clock on a reference clock.
DE69124965T2 (de) Schaltung zur taktrückgewinnung
GB2296397A (en) Digital phase locked loop
DE69114624T2 (de) Synchronisierungsschaltung.
DE59205844D1 (de) Digitaler Oszillator
KR890009119A (ko) 디지탈 신호의 전송방법
JPS5614727A (en) Phase comparator of digital pll circuit
KR890016774A (ko) 위상동기회로
JPS5539949A (en) Binary pattern recognition method
KR920011123A (ko) 에프에스케이 데이타 동기회로
JPS6439145A (en) Circuit for switching data transfer timing
SE7905913L (sv) Tidstyrningsfasinstellnigskrets
KR920006803U (ko) 클럭 분주회로
DE59009638D1 (de) Einrichtung zur Synchrondemodulation amplitudenmodulierter Signale.
KR920001579U (ko) 디지탈 위상 동기 회로
KR920003540U (ko) 클럭신호 발생회로
JPS52131443A (en) Phase synchronization circuit

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 448744

Country of ref document: ES