ES1010683U - Cartel indicador de tiempos en disminucion. - Google Patents

Cartel indicador de tiempos en disminucion.

Info

Publication number
ES1010683U
ES1010683U ES19898900654U ES8900654U ES1010683U ES 1010683 U ES1010683 U ES 1010683U ES 19898900654 U ES19898900654 U ES 19898900654U ES 8900654 U ES8900654 U ES 8900654U ES 1010683 U ES1010683 U ES 1010683U
Authority
ES
Spain
Prior art keywords
signpost
translation
processing unit
central processing
machine
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
ES19898900654U
Other languages
English (en)
Other versions
ES1010683Y (es
Inventor
Bravo Antonio Fernandez
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
VAPREL SA
Original Assignee
VAPREL SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by VAPREL SA filed Critical VAPREL SA
Priority to ES8900654U priority Critical patent/ES1010683Y/es
Publication of ES1010683U publication Critical patent/ES1010683U/es
Application granted granted Critical
Publication of ES1010683Y publication Critical patent/ES1010683Y/es
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Basic Packing Technique (AREA)

Abstract

CARTEL INDICADOR DE TIEMPOS EN DISMINUCION, ESENCIALMENTE CARACTERIZADO POR COMPRENDER UN BLOQUE DE ALIMENTACION CONECTABLE A RED, PROVISTO DE TRANSFORMADOR Y RECTIFICADORES CON SALIDAS DE SECUNDARIO A 5 VOLTIOS CONECTABLE AL CIRCUITO LOGICO Y A 24 VOLTIOS CONECTABLE A LOS DIGITOS, CUYA SALIDA A 5 VOLTIOS, SE CONECTA A LOS BLOQUES DE RELOJ DE TIEMPO REAL, UNIDAD CENTRAL DE PROCESO Y CONTROLADOR DE PIZARRAS NUMERICAS, CON INTERCONEXION ENTRE EL RELOJ DE TIEMPO REAL Y LA UNIDAD CENTRAL DE PROCESO, Y CONEXION DESDE LA UNIDAD CENTRAL DE PROCESO HASTA EL CONTROLADOR DE PIZARRAS NUMERICAS, Y DESDE ESTE A UN BLOQUE DECODIFICADOR Y BANCOS DE MEMORIA, PARA ALIMENTACION Y ORDENACION DEL GRUPO DE DIGITOS, ASI COMO PARA LA ALIMENTACION DEL CONJUNTO DE SESENTA PUNTOS LUMINOSOS.
ES8900654U 1989-03-02 1989-03-02 Cartel indicador de tiempos en disminucion. Expired - Fee Related ES1010683Y (es)

Priority Applications (1)

Application Number Priority Date Filing Date Title
ES8900654U ES1010683Y (es) 1989-03-02 1989-03-02 Cartel indicador de tiempos en disminucion.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ES8900654U ES1010683Y (es) 1989-03-02 1989-03-02 Cartel indicador de tiempos en disminucion.

Publications (2)

Publication Number Publication Date
ES1010683U true ES1010683U (es) 1990-02-16
ES1010683Y ES1010683Y (es) 1990-07-16

Family

ID=8260581

Family Applications (1)

Application Number Title Priority Date Filing Date
ES8900654U Expired - Fee Related ES1010683Y (es) 1989-03-02 1989-03-02 Cartel indicador de tiempos en disminucion.

Country Status (1)

Country Link
ES (1) ES1010683Y (es)

Also Published As

Publication number Publication date
ES1010683Y (es) 1990-07-16

Similar Documents

Publication Publication Date Title
EP0294632A3 (en) Logical synthesis
WO1996025720A3 (en) Integrated circuit
DE3851445D1 (de) Durch Direktspeicherzugriff gesteuertes System.
FI874481A (fi) Menetelmä korttien, erityisesti muistikorttien valmistamiseksi
JPS6428752A (en) Data processor
ES1010683U (es) Cartel indicador de tiempos en disminucion.
EP0729088A3 (en) Single chip microcomputer having a plurality of timer counters
JPS5634198A (en) Releaving method of deficient bit of semiconductor memory
EP0447624A3 (en) Multiple memory mode-set for ic memory chip
DE68905504D1 (de) Korrosionsinhibierung von geschlossenen, sekundaeren kuehlwasserkreislaeufen in kernanlagen.
ES2003804A6 (es) Metodo para impedir el acceso no autorizado a una informacion introducida en un aparato
JPS5531320A (en) Package draw-out information system
JPS57157303A (en) Numerical control system
FR2677476B1 (fr) Memoire tampon auxiliaire partagee et procede pour tester automatiquement une telle memoire.
JPS55162138A (en) Logging system
JPS6462791A (en) Data setter for vending machine
JPS55140960A (en) Memory device
JPS56166580A (en) Electronic cash register
GB1287204A (en) Interface circuits for a pcm time multiplex switching centre
TW354859B (en) A storage unit of semiconductor assembled of multi-memory chips and its manufacturing method a semiconductor memory system is composed with several single memory chips or different designed memory units
JPS55150032A (en) Data transfer system
EP0138045A3 (en) Apparatus and method for synchronization of peripheral devices via bus cycle alteration in a microprocessor implemented data processing system
JPS5783834A (en) Date setting system
JPS54131831A (en) Memory unit
JPS56156979A (en) Information processor

Legal Events

Date Code Title Description
FD1K Utility model lapsed

Effective date: 19981201