EP3748582B1 - Architecture de traitement graphique faisant appel à un outil a ombrer unifie - Google Patents

Architecture de traitement graphique faisant appel à un outil a ombrer unifie Download PDF

Info

Publication number
EP3748582B1
EP3748582B1 EP20186674.6A EP20186674A EP3748582B1 EP 3748582 B1 EP3748582 B1 EP 3748582B1 EP 20186674 A EP20186674 A EP 20186674A EP 3748582 B1 EP3748582 B1 EP 3748582B1
Authority
EP
European Patent Office
Prior art keywords
vertex
data
pixel
operations
graphics processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP20186674.6A
Other languages
German (de)
English (en)
Other versions
EP3748582A1 (fr
Inventor
Steven Morein
Laurent Lefebvre
Andy Gruber
Andi Skende
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ATI Technologies ULC
Original Assignee
ATI Technologies ULC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=34591071&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=EP3748582(B1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by ATI Technologies ULC filed Critical ATI Technologies ULC
Priority to EP22169854.1A priority Critical patent/EP4071722A1/fr
Publication of EP3748582A1 publication Critical patent/EP3748582A1/fr
Application granted granted Critical
Publication of EP3748582B1 publication Critical patent/EP3748582B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/005—General purpose rendering architectures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/50—Lighting effects
    • G06T15/80—Shading

Definitions

  • the present invention generally relates to graphics processors and, more particularly, to a graphics processor architecture employing a single shader.
  • primitives In computer graphics applications, complex shapes and structures are formed through the sampling, interconnection and rendering of more simple objects, referred to as primitives.
  • An example of such a primitive is a triangle, or other suitable polygon.
  • These primitives are formed by the interconnection of individual pixels. Color and texture are then applied to the individual pixels that comprise the shape based on their location within the primitive and the primitives orientation with respect to the generated shape; thereby generating the object that is rendered to a corresponding display for subsequent viewing.
  • a conventional shader 10 can be represented as a processing block 12 that accepts a plurality of bits of input data, such as, for example, object shape data (14) in object space (x,y,z); material properties of the object, such as color (16); texture information (18); luminance information (20); and viewing angle information (22) and provides output data (28) representing the object with texture and other appearance properties applied thereto (x', y', z').
  • object shape data (14) in object space (x,y,z)
  • material properties of the object such as color (16); texture information (18); luminance information (20); and viewing angle information (22) and provides output data (28) representing the object with texture and other appearance properties applied thereto (x', y', z').
  • the shader accepts the vertex coordinate data representing cube 30 ( FIG. 2A ) as inputs and provides data representing, for example, a perspectively corrected view of the cube 30' ( FIG. 2B ) as an output.
  • the corrected view may be provided, for example, by applying an appropriate transformation matrix to the data representing the initial cube 30. More specifically, the representation illustrated in FIG.
  • a vertex shader that accepts as inputs the data representing, for example, vertices V X , V Y and V Z , among others of cube 30 and providing angularly oriented vertices V X' ,V Y' and V Z' , including any appearance attributes of corresponding cube 30'.
  • a shader processing block that operates on the pixel level referred to as a pixel shader is also used when generating an object for display.
  • the pixel shader provides the color value associated with each pixel of a rendered object.
  • both the vertex shader and pixel shader are separate components that are configured to perform only a single transformation or operation.
  • at least two shading operations and hence, at least two shaders need to be employed.
  • the vertex shader and the pixel shader are juxtaposed in a sequential, pipelined fashion, with the vertex shader being positioned before and operating on vertex data before the pixel shader can operate on individual pixel data.
  • US 2002/003541 A1 discloses API communications for vertex and pixel shaders.
  • a graphics processor includes an arbiter circuit for selecting one of a plurality of inputs for processing in response to a control signal; and a shader, coupled to the arbiter, operative to process the selected one of the plurality of inputs, the shader including means for performing vertex operations and pixel operations, and wherein the shader performs one of the vertex operations or pixel operations based on the selected one of the plurality of inputs.
  • the shader includes a general purpose register block for storing at least the plurality of selected inputs, a sequencer for storing logical and arithmetic instructions that are used to perform vertex and pixel manipulation operations, and a processor capable of executing both floating point arithmetic and logical operations on the selected inputs according to the instructions maintained in the sequencer.
  • the shader of the present invention is referred to as a "unified" shader because it is configured to perform both vertex and pixel operations.
  • the associated graphics processor is more space efficient than conventional graphics processors because the unified shader takes up less real estate than the conventional multi-shader processor architecture.
  • the unified shader is more computationally efficient because it allows the shader to be flexibly allocated to pixels or vertices based on workload.
  • FIG. 3 illustrates a graphics processor incorporating a conventional pipeline architecture.
  • the graphics processor 40 includes a vertex fetch block 42 which receives vertex information relating to a primitive to be rendered from an off-chip memory 55 on line 41.
  • the fetched vertex data is then transmitted to a vertex cache 44 for storage on line 43.
  • the vertex data maintained in the vertex cache 44 is transmitted to a vertex shader 46 on line 45.
  • an example of the information that is requested by and transmitted to the vertex shader 46 includes the object shape, material properties (e.g. color), texture information, and viewing angle.
  • the vertex shader 46 is a programmable mechanism which applies a transformation position matrix to the input position information (obtained from the vertex cache 44), thereby providing data representing a perspectively corrected image of the object to be rendered, along with any texture or color coordinates thereof.
  • the data representing the transformed vertices are then provided to a vertex store 48 on line 47.
  • the vertex store 48 then transmits the modified vertex information contained therein to a primitive assembly block 50 on line 49.
  • the primitive assembly block 50 assembles, or converts, the input vertex information into a plurality of primitives to be subsequently processed. Suitable methods of assembling the Input vertex information into primitives is known in the art and will not be discussed in greater detail here.
  • the assembled primitives are then transmitted to a rasterization engine 52, which converts the previously assembled primitives into pixel data through a process referred to as walking.
  • the resulting pixel data is then transmitted to a pixel shader54 on line 53.
  • the pixel shader 54 generates the color and additional appearance attributes that are to be applied to a given pixel, and applies the appearance attributes to the respective pixels.
  • the pixel shader 54 is capable of fetching texture data from a texture map 57 as indexed by the pixel data from the rasterization engine 52 by transmitting such information on line 55 to the texture map.
  • the requested texture data is then transmitted back from the texture map 57 on line 57' and stored in a texture cache 56 before being routed to the pixel shader on line 58.
  • the pixel shader 54 then performs specified logical or arithmetic operations on the received texture data to generate the pixel color or other appearance attribute of interest.
  • the generated pixel appearance attribute is then combined with a base color, as provided by the rasterization engine on line 53, to thereby provide a pixel color to the pixel corresponding at the position of interest.
  • the pixel appearance attribute present on line 59 is then transmitted to post raster processing blocks (not shown).
  • the conventional graphics processor 40 requires the use of two separate shaders: a vertex shader 46 and a pixel shader 54.
  • a drawback associated with such an architecture is that the overall footprint of the graphics processor is relatively large as the two shaders take up a large amount of real estate.
  • Another drawback associated with conventional graphics processor architectures is that can exhibit poor computational efficiency.
  • the graphics processor 60 of the present invention includes a multiplexer 66 having vertex (e.g. indices) data provided at a first input thereto and interpolated pixel parameter (e.g. position) data and attribute data from a rasterization engine 74 provided at a second input.
  • a control signal generated by an arbiter 64 is transmitted to the multiplexer 66 on line 63.
  • the arbiter 64 determines which of the two inputs to the multiplexer 66 is transmitted to a unified shader 62 for further processing.
  • the arbitration scheme employed by the arbiter 64 is as follows: the vertex data on the first input of the multiplexer 66 is transmitted to the unified shader 62 on line 65 if there is enough resources available in the unified shader to operate on the vertex data; otherwise, the interpolated pixel parameter data present on the second input will be passed to the unified shader 62 for further processing.
  • the unified shader 62 includes a general purpose register block 92, a plurality of source registers: including source register A 93, source register B 95, and source register C 97, a processor (e.g. CPU) 96 and a sequencer 99.
  • the general purpose register block 92 includes sixty four registers, or available entries, for storing the information transmitted from the multiplexer 66 on line 65 or any other information to be maintained within the unified shader.
  • the data present in the general purpose register block 92 is transmitted to the plurality of source registers via line 109.
  • the processor 96 may be comprised of a dedicated piece of hardware or can be configured as part of a general purpose computing device (i.e. personal computer).
  • the processor 96 is adapted to perform 32-bit floating point arithmetic operations as well as a complete series of logical operations on corresponding operands.
  • the processor is logically partitioned into two sections. Section 96 is configured to execute, for example, the 32-bit floating point arithmetic operations of the unified shader.
  • the second section, 96A is configured to perform scaler operations (e.g. log, exponent, reciprocal square root) of the unified shader.
  • the sequencer 99 includes constants block 91 and an instruction store 98.
  • the constants block 91 contains, for example, the several transformation matrices used in connection with vertex manipulation operations.
  • the instruction store 98 contains the necessary instructions that are executed by the processor 96 in order to perform the respective arithmetic and logic operations on the data maintained in the general purpose register block 92 as provided by the source registers 93-95.
  • the instruction store 98 further includes memory fetch instructions that, when executed, causes the unified shader 62 to fetch texture and other types of data, from memory 82 ( FIG. 4A ).
  • the sequencer 99 determines whether the next instruction to be executed (from the instruction store 98) is an arithmetic or logical instruction or a memory (e.g. texture fetch) instruction.
  • next instruction is a memory instruction or request
  • the sequencer 99 sends the request to a fetch block (not shown) which retrieves the required information from memory 82 ( FIG. 4A ).
  • the retrieved information is then transmitted to the sequencer 99, through the vertex texture cache 68 ( FIG. 4A ) as described in greater detail below.
  • the sequencer 99 causes the appropriate operands to be transferred from the general purpose register block 92 into the appropriate source registers (93, 95, 97) for execution, and an appropriate signal is sent to the processor 96 on line 101 indicating what operation or series of operations are to be executed on the several operands present in the source registers.
  • the processor 96 executes the instructions on the operands present in the source registers and provides the result on line 85.
  • the information present on line 85 may be transmitted back to the general purpose register block 92 for storage, or transmitted to succeeding components of the graphics processor 60.
  • the instruction store 98 maintains both vertex manipulation instructions and pixel manipulation instructions. Therefore, the unified shader 99 of the present invention is able to perform both vertex and pixel operations, as well as execute memory fetch operations. As such, the unified shader 62 of the present invention is able to perform both the vertex shading and pixel shading operations on data in the context of a graphics controller based on information passed from the multiplexer. By being adapted to perform memory fetches, the unified shader of the present invention is able to perform additional processes that conventional vertex shaders cannot perform; while at the same time, perform pixel operations.
  • the unified shader 62 has ability to simultaneously perform vertex manipulation operations and pixel manipulation operations at various degrees of completion by being able to freely switch between such programs or instructions, maintained in the instruction store 98, very quickly.
  • vertex data to be processed is transmitted into the general purpose register block 92 from multiplexer 66.
  • the instruction store 98 then passes the corresponding control signals to the processor 96 on line 101 to perform such vertex operations.
  • the general purpose register block 92 does not have enough available space therein to store the incoming vertex data, such information will not be transmitted as the arbitration scheme of the arbiter 64 is not satisfied.
  • any pixel calculation operations that are to be, or are currently being, performed by the processor 96 are continued, based on the instructions maintained in the instruction store 98, until enough registers within the general purpose register block 92 become available.
  • processing of image data is enhanced as there is no down time associated with the processor 96.
  • the graphics processor 60 further Includes a cache block 70, including a parameter cache 70A and a position cache 70B which accepts the pixel based output of the unified shader 62 on line 85 and stores the respective pixel parameter and position information in the corresponding cache.
  • the pixel information present in the cache block 70 is then transmitted to the primitive assembly block 72 on line 71.
  • the primitive assembly block 72 is responsible for assembling the information transmitted thereto from the cache block 70 into a series of triangles, or other suitable primitives, for further processing.
  • the assembled primitives are then transmitted on line 73 to rasterization engine block 74, where the transmitted primitives are then converted into individual pixel data information through a walking process, or any other suitable pixel generation process.
  • the resulting pixel data from the rasterization engine block 74 is the interpolated pixel parameter data that is transmitted to the second input of the multiplexer 66 on line 75.
  • the resulting vertex data generated by the processor 96 is transmitted to a render back end block 76 which converts the resulting vertex data into at least one of several formats suitable for later display on display device 84.
  • a render back end block 76 which converts the resulting vertex data into at least one of several formats suitable for later display on display device 84.
  • the information corresponding to such appearance effect is associated with the appropriate position data by the render back end 76.
  • the information from the render back end 76 Is then transmitted to memory 82 and a display controller line 80 via memory controller 78.
  • Such appropriately formatted information is then transmitted on line 83 for presentation on display device 84.
  • the vertex block 61 which is used to provide the vertex information at the first input of the multiplexer 66 according to an alternate embodiment of the present invention.
  • the vertex block 61 includes a vertex fetch block 61A which is responsible for retrieving vertex information from memory 82, if requested, and transmitting that vertex information into the vertex cache 61B.
  • the information stored in the vertex cache 61B comprises the vertex information that is coupled to the first input of multiplexer 66.
  • the graphics processor 60 of the present invention incorporates a unified shader 62 which is capable of performing both vertex manipulation operations and pixel manipulation operations based on the instructions stored in the instruction store 98.
  • the graphics processor 60 of the present invention takes up less real estate than conventional graphics processors as separate vertex shaders and pixel shaders are no longer required.
  • the unified shader 62 is capable of alternating between performing vertex manipulation operations and pixel manipulation operations, graphics processing efficiency is enhanced as one type of data operations is not dependent upon another type of data operations. Therefore, any performance penalties experienced as a result of dependent operations in conventional graphics processors are overcome.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Graphics (AREA)
  • Image Generation (AREA)
  • Image Processing (AREA)

Claims (14)

  1. Processeur graphique (60), comprenant :
    un circuit d'arbitrage (64, 66) ayant des données de vertex fournies au niveau d'une première entrée et des données de pixel fournies au niveau d'une deuxième entrée, dans lequel le circuit d'arbitrage (64, 66) est configuré pour choisir de transmettre les données de vertex au niveau de la première entrée ou les données de pixel fournies au niveau de la deuxième entrée ; et
    un nuanceur unifié (62) couplé au circuit d'arbitrage (64, 66), dans lequel le nuanceur unifié (62) est configuré pour exécuter simultanément les opérations de vertex et les opérations de pixel sur les données de vertex et les données de pixel en basculant entre les opérations de vertex et les opérations de pixel, et le nuanceur unifié (62) comprend :
    un bloc de registres (92) couplé au circuit d'arbitrage (64, 66) et configuré pour maintenir à jour les données de vertex et les données de pixel dans le nuanceur unifié (62),
    une unité de processeur (96) couplée au bloc de registres (92), dans lequel l'unité de processeur (96) est configurée pour exécuter des opérations de vertex et des opérations de pixel, et
    un séquenceur (99) couplé à l'unité de processeur (96) et au bloc de registres (92), dans lequel le séquenceur (99) est opérationnel pour amener l'unité de processeur (96) à exécuter les opérations de vertex et de pixel sur les données de vertex et les données de pixel.
  2. Processeur graphique (60) selon la revendication 1, dans lequel le circuit d'arbitrage (64, 66) comprend :
    un multiplexeur (66) configuré pour transmettre au bloc de registres (92) les données de vertex au niveau de la première entrée ou les données de pixel au niveau de la deuxième entrée, en réponse à un signal de commande.
  3. Processeur graphique (60) selon la revendication 2, dans lequel le circuit d'arbitrage (64, 66) comprend en outre :
    un arbitre (64), couplé au multiplexeur (66), dans lequel l'arbitre (64) est configuré pour générer et transmettre le signal de commande au multiplexeur (66) pour sélectionner les données de vertex au niveau de la première entrée ou les données de pixel au niveau de la deuxième entrée à transmettre au nuanceur unifié (62).
  4. Processeur graphique (60) selon la revendication 3, dans lequel l'arbitre (64) est configuré pour générer le signal de commande qui sélectionne les données de vertex à transmettre au nuanceur unifié (62), à moins qu'il n'y ait pas assez de registres disponibles dans le bloc de registres (92) pour stocker les données de vertex.
  5. Processeur graphique (60) selon l'une quelconque des revendications 1 à 4, dans lequel le séquenceur (99) comprend en outre :
    un stockage d'instructions (98) configuré pour maintenir à jour les données de vertex et les instructions de pixel, dans lequel le stockage d'instructions (98) inclut en outre des instructions de recherche en mémoire qui, lorsqu'elles sont exécutées, amènent le nuanceur unifié (62) à récupérer un moins des données de texture dans une mémoire (82).
  6. Processeur graphique (60) selon la revendication 5, dans lequel l'unité de processeur (96) est configurée pour exécuter des opérations de pixel qui sont exécutées ou doivent être exécutées sur la base, au moins, des instructions maintenues à jour dans le stockage d'instructions (98) jusqu'à ce que suffisamment de registres deviennent disponibles dans le bloc de registres (92).
  7. Processeur graphique (60) selon l'une quelconque des revendications 1 à 6, dans lequel le nuanceur unifié (62) comprend en outre :
    au moins un registre source (93, 95, 97) couplé au bloc de registres (92) et à l'unité de processeur (96), dans lequel
    l'au moins un registre source (93, 95, 97) est configuré pour stocker au moins une opérande transférée depuis le bloc de registres (92), et
    l'au moins une opérande inclut au moins une partie des données de vertex ou des données de pixel maintenues à jour dans le bloc de registre (92).
  8. Processeur graphique (60) selon la revendication 7, dans lequel le séquenceur (99) est configuré pour :
    amener l'au moins une opérande à être transférée du bloc de registres (92) vers l'au moins un registre source (93, 95, 97), et
    indiquer à l'unité de processeur (96) d'exécuter au moins une opération sur l'au moins une opérande dans l'au moins un registre source (93, 95, 97).
  9. Processeur graphique (60) selon la revendication 8, dans lequel
    l'unité de processeur (96) est configurée pour exécuter l'au moins une opération sur l'au moins une opérande, et
    l'au moins une opération inclut une opération arithmétique et une opération logique.
  10. Processeur graphique (60) selon l'un quelconque des revendications 1 à 9, dans lequel l'unité de processeur (96) comprend :
    une première section (96) configurée pour réaliser des opérations arithmétiques sur les données de vertex sélectionnées ou les données de pixel sélectionnées, et
    une deuxième section (96A) configurée pour réaliser des opérations arithmétiques sur les données de vertex sélectionnées ou les données de pixel sélectionnées.
  11. Processeur graphique (60) selon l'un quelconque des revendications 1 à 10, dans lequel l'unité de processeur (96) est configurée pour
    exécuter les opérations de vertex et les opérations de pixel sur les données de vertex sélectionnées ou les données de pixel sélectionnées, et
    fournir au moins des données de position de vertex sur la base au moins d'une exécution d'une opération de vertex.
  12. Processeur graphique (60) selon l'un quelconque des revendications 1 à 11, comprenant en outre :
    un bloc d'ensemble de primitives (72), couplé au nuanceur unifié (62), et configuré pour générer des primitives assemblées sur la base des données de position de vertex.
  13. Processeur graphique (60) selon la revendication 12, comprenant en outre :
    un moteur de trame (74), couplé au bloc d'ensemble de primitives (72), dans lequel le moteur de trame (74) est configuré pour
    générer les données de pixel sur la base au moins des primitives assemblées, et
    fournir les données de pixel à la seconde entrée du circuit d'arbitrage (64, 66).
  14. Processeur graphique (60) selon l'un quelconque des revendications 1 à 13, dans lequel
    le nuanceur unifié (62) est configuré pour fournir un attribut d'aspect, et
    l'attribut d'aspect est au moins l'un parmi des données de couleur, d'éclairage, de texture, de normalité ou de position.
EP20186674.6A 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel à un outil a ombrer unifie Active EP3748582B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP22169854.1A EP4071722A1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel à un outil a ombrer unifie

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US10/718,318 US6897871B1 (en) 2003-11-20 2003-11-20 Graphics processing architecture employing a unified shader
EP14188610.1A EP2876606B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel à un outil a ombrer unifie
PCT/IB2004/003821 WO2005050570A1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel a un outil a ombrer unifie
EP20100075688 EP2309460B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel a un outil a ombrer unifie
EP04798938A EP1706847B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel a un outil a ombrer unifie
EP14173780.9 2014-06-24

Related Parent Applications (4)

Application Number Title Priority Date Filing Date
EP20100075688 Division EP2309460B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel a un outil a ombrer unifie
EP04798938A Division EP1706847B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel a un outil a ombrer unifie
EP14188610.1A Division EP2876606B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel à un outil a ombrer unifie
EP14173780.9 Division 2003-11-20 2014-06-24

Related Child Applications (1)

Application Number Title Priority Date Filing Date
EP22169854.1A Division EP4071722A1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel à un outil a ombrer unifie

Publications (2)

Publication Number Publication Date
EP3748582A1 EP3748582A1 (fr) 2020-12-09
EP3748582B1 true EP3748582B1 (fr) 2022-04-27

Family

ID=34591071

Family Applications (8)

Application Number Title Priority Date Filing Date
EP20100075688 Active EP2309460B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel a un outil a ombrer unifie
EP20100075685 Active EP2296115B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel à un outil à ombrer unifié
EP22169854.1A Pending EP4071722A1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel à un outil a ombrer unifie
EP20100075686 Active EP2296116B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel à un outil à ombrer unifié
EP20186674.6A Active EP3748582B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel à un outil a ombrer unifie
EP04798938A Active EP1706847B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel a un outil a ombrer unifie
EP20100075687 Active EP2299408B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel à un outil à ombrer unifié
EP14188610.1A Active EP2876606B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel à un outil a ombrer unifie

Family Applications Before (4)

Application Number Title Priority Date Filing Date
EP20100075688 Active EP2309460B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel a un outil a ombrer unifie
EP20100075685 Active EP2296115B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel à un outil à ombrer unifié
EP22169854.1A Pending EP4071722A1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel à un outil a ombrer unifie
EP20100075686 Active EP2296116B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel à un outil à ombrer unifié

Family Applications After (3)

Application Number Title Priority Date Filing Date
EP04798938A Active EP1706847B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel a un outil a ombrer unifie
EP20100075687 Active EP2299408B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel à un outil à ombrer unifié
EP14188610.1A Active EP2876606B1 (fr) 2003-11-20 2004-11-19 Architecture de traitement graphique faisant appel à un outil a ombrer unifie

Country Status (8)

Country Link
US (13) US6897871B1 (fr)
EP (8) EP2309460B1 (fr)
CN (2) CN1947156B (fr)
AU (2) AU2004292018B2 (fr)
CA (1) CA2585860C (fr)
HK (1) HK1099111A1 (fr)
WO (1) WO2005050570A1 (fr)
ZA (2) ZA200605069B (fr)

Families Citing this family (116)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6922557B2 (en) * 2000-10-18 2005-07-26 Psion Teklogix Inc. Wireless communication system
US6895520B1 (en) 2001-03-02 2005-05-17 Advanced Micro Devices, Inc. Performance and power optimization via block oriented performance measurement and control
US7336275B2 (en) * 2002-09-06 2008-02-26 Ati Technologies Inc. Pseudo random number generator and method
US20040046765A1 (en) * 2002-09-06 2004-03-11 Laurent Lefebvre Gradient noise engine with shared memory
US7796133B1 (en) 2002-11-18 2010-09-14 Ati Technologies Ulc Unified shader
US7061495B1 (en) * 2002-11-18 2006-06-13 Ati Technologies, Inc. Method and apparatus for rasterizer interpolation
US7633506B1 (en) 2002-11-27 2009-12-15 Ati Technologies Ulc Parallel pipeline graphics system
US8933945B2 (en) * 2002-11-27 2015-01-13 Ati Technologies Ulc Dividing work among multiple graphics pipelines using a super-tiling technique
US7787142B2 (en) * 2003-05-09 2010-08-31 Ppg Industries Ohio, Inc. Method and system for designing the color of a coating composition on an article
US7239322B2 (en) 2003-09-29 2007-07-03 Ati Technologies Inc Multi-thread graphic processing system
US8860737B2 (en) 2003-10-29 2014-10-14 Nvidia Corporation Programmable graphics processor for multithreaded execution of programs
US9659339B2 (en) 2003-10-29 2017-05-23 Nvidia Corporation Programmable graphics processor for multithreaded execution of programs
US6897871B1 (en) * 2003-11-20 2005-05-24 Ati Technologies Inc. Graphics processing architecture employing a unified shader
US7310722B2 (en) * 2003-12-18 2007-12-18 Nvidia Corporation Across-thread out of order instruction dispatch in a multithreaded graphics processor
US8643659B1 (en) 2003-12-31 2014-02-04 3Dlabs Inc., Ltd. Shader with global and instruction caches
US7570267B2 (en) 2004-05-03 2009-08-04 Microsoft Corporation Systems and methods for providing an enhanced graphics pipeline
US7671862B1 (en) * 2004-05-03 2010-03-02 Microsoft Corporation Systems and methods for providing an enhanced graphics pipeline
US8736628B1 (en) 2004-05-14 2014-05-27 Nvidia Corporation Single thread graphics processing system and method
US8427490B1 (en) 2004-05-14 2013-04-23 Nvidia Corporation Validating a graphics pipeline using pre-determined schedules
US8743142B1 (en) 2004-05-14 2014-06-03 Nvidia Corporation Unified data fetch graphics processing system and method
US8736620B2 (en) 2004-05-14 2014-05-27 Nvidia Corporation Kill bit graphics processing system and method
US8860722B2 (en) 2004-05-14 2014-10-14 Nvidia Corporation Early Z scoreboard tracking system and method
US8687010B1 (en) 2004-05-14 2014-04-01 Nvidia Corporation Arbitrary size texture palettes for use in graphics systems
US8044951B1 (en) * 2004-07-02 2011-10-25 Nvidia Corporation Integer-based functionality in a graphics shading language
US7339590B1 (en) * 2004-09-02 2008-03-04 Nvidia Corporation Vertex processing unit supporting vertex texture mapping
US8624906B2 (en) 2004-09-29 2014-01-07 Nvidia Corporation Method and system for non stalling pipeline instruction fetching from memory
US20060082593A1 (en) * 2004-10-19 2006-04-20 Microsoft Corporation Method for hardware accelerated anti-aliasing in 3D
US7385609B1 (en) * 2004-11-02 2008-06-10 Nvidia Corporation Apparatus, system, and method for increased processing flexibility of a graphic pipeline
US7439979B1 (en) * 2004-11-10 2008-10-21 Nvidia Corporation Shader with cache memory
US7542042B1 (en) * 2004-11-10 2009-06-02 Nvidia Corporation Subpicture overlay using fragment shader
US8424012B1 (en) 2004-11-15 2013-04-16 Nvidia Corporation Context switching on a video processor having a scalar execution unit and a vector execution unit
JP4692956B2 (ja) * 2004-11-22 2011-06-01 株式会社ソニー・コンピュータエンタテインメント 描画処理装置および描画処理方法
US7623132B1 (en) * 2004-12-20 2009-11-24 Nvidia Corporation Programmable shader having register forwarding for reduced register-file bandwidth consumption
US20070070082A1 (en) * 2005-09-27 2007-03-29 Ati Technologies, Inc. Sample-level screen-door transparency using programmable transparency sample masks
US9092170B1 (en) 2005-10-18 2015-07-28 Nvidia Corporation Method and system for implementing fragment operation processing across a graphics bus interconnect
CN101156176A (zh) * 2005-10-25 2008-04-02 三菱电机株式会社 图像处理装置
US7447873B1 (en) * 2005-11-29 2008-11-04 Nvidia Corporation Multithreaded SIMD parallel processor with loading of groups of threads
US7594095B1 (en) 2005-11-29 2009-09-22 Nvidia Corporation Multithreaded SIMD parallel processor with launching of groups of threads
US7404056B1 (en) 2005-12-07 2008-07-22 Nvidia Corporation Virtual copying scheme for creating multiple versions of state information
US7404059B1 (en) 2005-12-07 2008-07-22 Nvidia Corporation Parallel copying scheme for creating multiple versions of state information
US7593971B1 (en) 2005-12-07 2009-09-22 Nvidia Corporation Configurable state table for managing multiple versions of state information
US7788468B1 (en) 2005-12-15 2010-08-31 Nvidia Corporation Synchronization of threads in a cooperative thread array
US7861060B1 (en) 2005-12-15 2010-12-28 Nvidia Corporation Parallel data processing systems and methods using cooperative thread arrays and thread identifier values to determine processing behavior
US7584342B1 (en) 2005-12-15 2009-09-01 Nvidia Corporation Parallel data processing systems and methods using cooperative thread arrays and SIMD instruction issue
US8077174B2 (en) 2005-12-16 2011-12-13 Nvidia Corporation Hierarchical processor array
US7634637B1 (en) 2005-12-16 2009-12-15 Nvidia Corporation Execution of parallel groups of threads with per-instruction serialization
US8074224B1 (en) * 2005-12-19 2011-12-06 Nvidia Corporation Managing state information for a multi-threaded processor
US7865894B1 (en) 2005-12-19 2011-01-04 Nvidia Corporation Distributing processing tasks within a processor
US8081184B1 (en) * 2006-05-05 2011-12-20 Nvidia Corporation Pixel shader program thread assembly
US8154554B1 (en) * 2006-07-28 2012-04-10 Nvidia Corporation Unified assembly instruction set for graphics processing
US7928990B2 (en) * 2006-09-27 2011-04-19 Qualcomm Incorporated Graphics processing unit with unified vertex cache and shader register file
US8155316B1 (en) 2006-10-19 2012-04-10 NVIDIA Corporaton Contract based memory management for isochronous streams
US8087029B1 (en) 2006-10-23 2011-12-27 Nvidia Corporation Thread-type-based load balancing in a multithreaded processor
US8212840B2 (en) * 2006-10-23 2012-07-03 Qualcomm Incorporated 3-D clipping in a graphics processing unit
US20080094408A1 (en) * 2006-10-24 2008-04-24 Xiaoqin Yin System and Method for Geometry Graphics Processing
US8108625B1 (en) 2006-10-30 2012-01-31 Nvidia Corporation Shared memory with parallel access and access conflict resolution mechanism
US8176265B2 (en) 2006-10-30 2012-05-08 Nvidia Corporation Shared single-access memory with management of multiple parallel requests
US7680988B1 (en) 2006-10-30 2010-03-16 Nvidia Corporation Single interconnect providing read and write access to a memory shared by concurrent threads
US7937567B1 (en) * 2006-11-01 2011-05-03 Nvidia Corporation Methods for scalably exploiting parallelism in a parallel processing system
US8537168B1 (en) 2006-11-02 2013-09-17 Nvidia Corporation Method and system for deferred coverage mask generation in a raster stage
US7649538B1 (en) 2006-11-03 2010-01-19 Nvidia Corporation Reconfigurable high performance texture pipeline with advanced filtering
US7663621B1 (en) * 2006-11-03 2010-02-16 Nvidia Corporation Cylindrical wrapping using shader hardware
US8108659B1 (en) 2006-11-03 2012-01-31 Nvidia Corporation Controlling access to memory resources shared among parallel synchronizable threads
US8243069B1 (en) * 2006-11-03 2012-08-14 Nvidia Corporation Late Z testing for multiple render targets
US8233004B1 (en) 2006-11-06 2012-07-31 Nvidia Corporation Color-compression using automatic reduction of multi-sampled pixels
US7692659B1 (en) * 2006-11-06 2010-04-06 Nvidia Corporation Color-compression using automatic reduction of multi-sampled pixels
US8438370B1 (en) 2006-12-08 2013-05-07 Nvidia Corporation Processing of loops with internal data dependencies using a parallel processor
US7999821B1 (en) 2006-12-19 2011-08-16 Nvidia Corporation Reconfigurable dual texture pipeline with shared texture cache
US8321849B2 (en) * 2007-01-26 2012-11-27 Nvidia Corporation Virtual architecture and instruction set for parallel thread computing
US8421794B2 (en) * 2007-03-23 2013-04-16 Qualcomm Incorporated Processor with adaptive multi-shader
US8907964B2 (en) * 2007-04-10 2014-12-09 Vivante Corporation System and method for dynamically reconfiguring a vertex cache
US20080252652A1 (en) * 2007-04-13 2008-10-16 Guofang Jiao Programmable graphics processing element
US8683126B2 (en) 2007-07-30 2014-03-25 Nvidia Corporation Optimal use of buffer space by a storage controller which writes retrieved data directly to a memory
US7624107B1 (en) 2007-08-09 2009-11-24 Nvidia Corporation Radix sort algorithm for graphics processing units
US7689541B1 (en) 2007-08-09 2010-03-30 Nvidia Corporation Reordering data using a series of offsets
US8094157B1 (en) * 2007-08-09 2012-01-10 Nvidia Corporation Performing an occurence count of radices
US9183607B1 (en) 2007-08-15 2015-11-10 Nvidia Corporation Scoreboard cache coherence in a graphics pipeline
US8698819B1 (en) * 2007-08-15 2014-04-15 Nvidia Corporation Software assisted shader merging
US8659601B1 (en) 2007-08-15 2014-02-25 Nvidia Corporation Program sequencer for generating indeterminant length shader programs for a graphics processor
US20090046105A1 (en) * 2007-08-15 2009-02-19 Bergland Tyson J Conditional execute bit in a graphics processor unit pipeline
US8411096B1 (en) * 2007-08-15 2013-04-02 Nvidia Corporation Shader program instruction fetch
US8599208B2 (en) * 2007-08-15 2013-12-03 Nvidia Corporation Shared readable and writeable global values in a graphics processor unit pipeline
US8736624B1 (en) 2007-08-15 2014-05-27 Nvidia Corporation Conditional execution flag in graphics applications
US9024957B1 (en) 2007-08-15 2015-05-05 Nvidia Corporation Address independent shader program loading
US8775777B2 (en) * 2007-08-15 2014-07-08 Nvidia Corporation Techniques for sourcing immediate values from a VLIW
US8314803B2 (en) 2007-08-15 2012-11-20 Nvidia Corporation Buffering deserialized pixel data in a graphics processor unit pipeline
US8521800B1 (en) 2007-08-15 2013-08-27 Nvidia Corporation Interconnected arithmetic logic units
US8174534B2 (en) * 2007-12-06 2012-05-08 Via Technologies, Inc. Shader processing systems and methods
US8780123B2 (en) 2007-12-17 2014-07-15 Nvidia Corporation Interrupt handling techniques in the rasterizer of a GPU
US9064333B2 (en) 2007-12-17 2015-06-23 Nvidia Corporation Interrupt handling techniques in the rasterizer of a GPU
US8923385B2 (en) 2008-05-01 2014-12-30 Nvidia Corporation Rewind-enabled hardware encoder
US8681861B2 (en) 2008-05-01 2014-03-25 Nvidia Corporation Multistandard hardware video encoder
US8502832B2 (en) * 2008-05-30 2013-08-06 Advanced Micro Devices, Inc. Floating point texture filtering using unsigned linear interpolators and block normalizations
US20090315909A1 (en) * 2008-05-30 2009-12-24 Advanced Micro Devices, Inc. Unified Shader Engine Filtering System
US8489851B2 (en) 2008-12-11 2013-07-16 Nvidia Corporation Processing of read requests in a memory controller using pre-fetch mechanism
US8525924B2 (en) * 2008-12-29 2013-09-03 Red.Com, Inc. Modular motion camera
GB2486485B (en) 2010-12-16 2012-12-19 Imagination Tech Ltd Method and apparatus for scheduling the issue of instructions in a microprocessor using multiple phases of execution
US9727385B2 (en) 2011-07-18 2017-08-08 Apple Inc. Graphical processing unit (GPU) implementing a plurality of virtual GPUs
US8525846B1 (en) * 2011-11-11 2013-09-03 Google Inc. Shader and material layers for rendering three-dimensional (3D) object data models
US9411595B2 (en) 2012-05-31 2016-08-09 Nvidia Corporation Multi-threaded transactional memory coherence
US9424685B2 (en) 2012-07-31 2016-08-23 Imagination Technologies Limited Unified rasterization and ray tracing rendering environments
US9824009B2 (en) 2012-12-21 2017-11-21 Nvidia Corporation Information coherency maintenance systems and methods
US10102142B2 (en) 2012-12-26 2018-10-16 Nvidia Corporation Virtual address based memory reordering
US9317251B2 (en) 2012-12-31 2016-04-19 Nvidia Corporation Efficient correction of normalizer shift amount errors in fused multiply add operations
US10176621B2 (en) 2013-06-10 2019-01-08 Sony Interactive Entertainment Inc. Using compute shaders as front end for vertex shaders
US10096079B2 (en) 2013-06-10 2018-10-09 Sony Interactive Entertainment Inc. Fragment shaders perform vertex shader computations
US10134102B2 (en) 2013-06-10 2018-11-20 Sony Interactive Entertainment Inc. Graphics processing hardware for using compute shaders as front end for vertex shaders
US10102603B2 (en) 2013-06-10 2018-10-16 Sony Interactive Entertainment Inc. Scheme for compressing vertex shader output parameters
CN103974062B (zh) * 2013-06-24 2018-10-26 福州瑞芯微电子股份有限公司 图像显示装置、图像显示系统和图像显示方法
US9569385B2 (en) 2013-09-09 2017-02-14 Nvidia Corporation Memory transaction ordering
US9613392B2 (en) * 2014-09-03 2017-04-04 Mediatek Inc. Method for performing graphics processing of a graphics system in an electronic device with aid of configurable hardware, and associated apparatus
US9361697B1 (en) * 2014-12-23 2016-06-07 Mediatek Inc. Graphic processing circuit with binning rendering and pre-depth processing method thereof
KR102399686B1 (ko) 2015-07-28 2022-05-19 삼성전자주식회사 3d 렌더링 방법 및 장치
CN106776023B (zh) * 2016-12-12 2021-08-03 中国航空工业集团公司西安航空计算技术研究所 一种自适应gpu统一染色阵列任务负载均衡方法
GB2577619B (en) 2018-04-05 2021-01-06 Imagination Tech Ltd Texture filtering with dynamic scheduling
US11790479B2 (en) * 2021-01-29 2023-10-17 Arm Limited Primitive assembly and vertex shading of vertex attributes in graphics processing systems

Family Cites Families (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4985848A (en) 1987-09-14 1991-01-15 Visual Information Technologies, Inc. High speed image processing system using separate data processor and address generator
JP2770598B2 (ja) 1990-06-13 1998-07-02 株式会社日立製作所 図形表示方法およびその装置
JP3359393B2 (ja) 1993-10-07 2002-12-24 富士通株式会社 図形データ並列処理表示装置
JPH07282272A (ja) 1994-04-13 1995-10-27 Hitachi Ltd 描画処理システム
US5793371A (en) * 1995-08-04 1998-08-11 Sun Microsystems, Inc. Method and apparatus for geometric compression of three-dimensional graphics data
US5808690A (en) 1996-01-02 1998-09-15 Integrated Device Technology, Inc. Image generation system, methods and computer program products using distributed processing
GB2311882B (en) 1996-04-04 2000-08-09 Videologic Ltd A data processing management system
KR100500002B1 (ko) 1996-08-27 2005-09-08 마츠시타 덴끼 산교 가부시키가이샤 복수의명령흐름을독립적으로처리하고,명령흐름단위로처리성능을유연하게제어하는멀티스레드프로세서
US5815023A (en) * 1997-03-20 1998-09-29 Sun Microsystems, Inc. Unbalanced multiplexer and arbiter combination
US5818469A (en) 1997-04-10 1998-10-06 International Business Machines Corporation Graphics interface processing methodology in symmetric multiprocessing or distributed network environments
US6278645B1 (en) * 1997-04-11 2001-08-21 3Dlabs Inc., Ltd. High speed video frame buffer
US6118452A (en) * 1997-08-05 2000-09-12 Hewlett-Packard Company Fragment visibility pretest system and methodology for improved performance of a graphics system
US6650327B1 (en) * 1998-06-16 2003-11-18 Silicon Graphics, Inc. Display system having floating point rasterization and floating point framebuffering
AU5688199A (en) 1998-08-20 2000-03-14 Raycer, Inc. System, apparatus and method for spatially sorting image data in a three-dimensional graphics pipeline
US6417858B1 (en) * 1998-12-23 2002-07-09 Microsoft Corporation Processor for geometry transformations and lighting calculations
EP1181648A1 (fr) 1999-04-09 2002-02-27 Clearspeed Technology Limited Appareil de traitement de donnees parallele
US6459429B1 (en) * 1999-06-14 2002-10-01 Sun Microsystems, Inc. Segmenting compressed graphics data for parallel decompression and rendering
CN1201268C (zh) * 1999-06-30 2005-05-11 国际商业机器公司 实现运动模糊化的图像处理
US6384824B1 (en) 1999-07-07 2002-05-07 Microsoft Corporation Method, system and computer program product for multi-pass bump-mapping into an environment map
TW475155B (en) * 1999-09-10 2002-02-01 Sony Computer Entertainment Inc Method of and apparatus for rendering image, recording medium, and program
JP2001118082A (ja) * 1999-10-15 2001-04-27 Toshiba Corp 描画演算処理装置
US6573900B1 (en) 1999-12-06 2003-06-03 Nvidia Corporation Method, apparatus and article of manufacture for a sequencer in a transform/lighting module capable of processing multiple independent execution threads
US6353439B1 (en) * 1999-12-06 2002-03-05 Nvidia Corporation System, method and computer program product for a blending operation in a transform module of a computer graphics pipeline
US6665765B1 (en) * 2000-02-29 2003-12-16 Hewlett-Packard Development Company, L.P. Hot docking drive wedge and port replicator
US6819325B2 (en) * 2000-03-07 2004-11-16 Microsoft Corporation API communications for vertex and pixel shaders
US6731289B1 (en) * 2000-05-12 2004-05-04 Microsoft Corporation Extended range pixel display system and method
US6724394B1 (en) 2000-05-31 2004-04-20 Nvidia Corporation Programmable pixel shading architecture
JP2002133438A (ja) * 2000-10-19 2002-05-10 Mitsubishi Electric Corp ３次元グラフィックス描画装置、３次元グラフィックス描画方法および３次元ポリゴンデータを記録したコンピュータで読取可能な記録媒体
US6573893B1 (en) * 2000-11-01 2003-06-03 Hewlett-Packard Development Company, L.P. Voxel transfer circuit for accelerated volume rendering of a graphics image
US6697074B2 (en) * 2000-11-28 2004-02-24 Nintendo Co., Ltd. Graphics system interface
KR100803114B1 (ko) * 2000-11-30 2008-02-14 엘지전자 주식회사 메모리 중재 방법 및 시스템
US6943800B2 (en) * 2001-08-13 2005-09-13 Ati Technologies, Inc. Method and apparatus for updating state data
US20030076320A1 (en) 2001-10-18 2003-04-24 David Collodi Programmable per-pixel shader with lighting support
US7376811B2 (en) 2001-11-06 2008-05-20 Netxen, Inc. Method and apparatus for performing computations and operations on data using data steering
JP2003181136A (ja) * 2001-12-14 2003-07-02 Sega Corp 音声制御方法
US7187383B2 (en) * 2002-03-01 2007-03-06 3D Labs Inc., Ltd Yield enhancement of complex chips
US7015909B1 (en) * 2002-03-19 2006-03-21 Aechelon Technology, Inc. Efficient use of user-defined shaders to implement graphics operations
US6980209B1 (en) 2002-06-14 2005-12-27 Nvidia Corporation Method and system for scalable, dataflow-based, programmable processing of graphics data
US6809732B2 (en) * 2002-07-18 2004-10-26 Nvidia Corporation Method and apparatus for generation of programmable shader configuration information from state-based control information and program instructions
US6864893B2 (en) 2002-07-19 2005-03-08 Nvidia Corporation Method and apparatus for modifying depth values using pixel programs
US7321369B2 (en) 2002-08-30 2008-01-22 Intel Corporation Method and apparatus for synchronizing processing of multiple asynchronous client queues on a graphics controller device
US6839062B2 (en) * 2003-02-24 2005-01-04 Microsoft Corporation Usage semantics
US7646817B2 (en) * 2003-03-28 2010-01-12 Microsoft Corporation Accelerating video decoding using a graphics processing unit
US7151543B1 (en) * 2003-04-16 2006-12-19 Nvidia Corporation Vertex processor with multiple interfaces
US7233335B2 (en) 2003-04-21 2007-06-19 Nividia Corporation System and method for reserving and managing memory spaces in a memory resource
US7079147B2 (en) * 2003-05-14 2006-07-18 Lsi Logic Corporation System and method for cooperative operation of a processor and coprocessor
US7015913B1 (en) 2003-06-27 2006-03-21 Nvidia Corporation Method and apparatus for multithreaded processing of data in a programmable graphics processor
US7038685B1 (en) * 2003-06-30 2006-05-02 Nvidia Corporation Programmable graphics processor for multithreaded execution of programs
EP1658563B1 (fr) * 2003-08-28 2013-06-05 MIPS Technologies, Inc. Appareil et méthode pour declenchement de flux d'instructions concurrents dans un microprocesseur a traitement multifiliere
US7239322B2 (en) 2003-09-29 2007-07-03 Ati Technologies Inc Multi-thread graphic processing system
US6897871B1 (en) 2003-11-20 2005-05-24 Ati Technologies Inc. Graphics processing architecture employing a unified shader
JP2005260592A (ja) * 2004-03-11 2005-09-22 Fujitsu Ltd アンテナ装置、指向性制御方法及び通信装置

Also Published As

Publication number Publication date
US20160307356A1 (en) 2016-10-20
AU2011200479A1 (en) 2011-02-24
EP2309460B1 (fr) 2014-06-25
EP1706847B1 (fr) 2012-12-19
US20210233205A1 (en) 2021-07-29
AU2004292018A1 (en) 2005-06-02
US10796400B2 (en) 2020-10-06
AU2004292018B2 (en) 2010-11-11
EP2296115A3 (fr) 2011-04-06
ZA200705692B (en) 2008-08-27
CA2585860A1 (fr) 2006-06-02
EP3748582A1 (fr) 2020-12-09
US11328382B2 (en) 2022-05-10
EP2309460A1 (fr) 2011-04-13
US11023996B2 (en) 2021-06-01
US6897871B1 (en) 2005-05-24
US7327369B2 (en) 2008-02-05
EP2299408B1 (fr) 2014-02-12
CA2585860C (fr) 2014-10-28
US20050200629A1 (en) 2005-09-15
US20220222770A1 (en) 2022-07-14
EP4071722A1 (fr) 2022-10-12
US20200394750A1 (en) 2020-12-17
HK1099111A1 (en) 2007-08-03
EP2296115B1 (fr) 2013-10-16
EP2299408A3 (fr) 2011-04-13
US9582846B2 (en) 2017-02-28
AU2011200479B2 (en) 2013-08-29
US20110216077A1 (en) 2011-09-08
EP2876606A1 (fr) 2015-05-27
WO2005050570A1 (fr) 2005-06-02
CN1947156B (zh) 2013-07-10
EP1706847A1 (fr) 2006-10-04
US10489876B2 (en) 2019-11-26
ZA200605069B (en) 2008-06-25
EP2299408A2 (fr) 2011-03-23
EP2296115A2 (fr) 2011-03-16
US20050110792A1 (en) 2005-05-26
CN102176241B (zh) 2014-04-16
US11605149B2 (en) 2023-03-14
US20200043127A1 (en) 2020-02-06
EP2296116A2 (fr) 2011-03-16
EP2876606B1 (fr) 2020-07-22
US20070285427A1 (en) 2007-12-13
US20150154731A1 (en) 2015-06-04
CN102176241A (zh) 2011-09-07
US20100231592A1 (en) 2010-09-16
EP2296116B1 (fr) 2012-12-19
EP2296116A3 (fr) 2011-04-06
US20140300613A1 (en) 2014-10-09
CN1947156A (zh) 2007-04-11
US8760454B2 (en) 2014-06-24
US20230186423A1 (en) 2023-06-15

Similar Documents

Publication Publication Date Title
US11328382B2 (en) Graphics processing architecture employing a unified shader
US6807620B1 (en) Game system with graphics processor
US20180082468A1 (en) Hierarchical Z-Culling (HiZ) Optimized Shadow Mapping

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN PUBLISHED

AC Divisional application: reference to earlier application

Ref document number: 2309460

Country of ref document: EP

Kind code of ref document: P

Ref document number: 1706847

Country of ref document: EP

Kind code of ref document: P

Ref document number: 2876606

Country of ref document: EP

Kind code of ref document: P

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LU MC NL PL PT RO SE SI SK TR

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20210408

RBV Designated contracting states (corrected)

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LU MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 40041897

Country of ref document: HK

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20211124

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AC Divisional application: reference to earlier application

Ref document number: 1706847

Country of ref document: EP

Kind code of ref document: P

Ref document number: 2309460

Country of ref document: EP

Kind code of ref document: P

Ref document number: 2876606

Country of ref document: EP

Kind code of ref document: P

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LU MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1487541

Country of ref document: AT

Kind code of ref document: T

Effective date: 20220515

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602004055075

Country of ref document: DE

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20220427

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1487541

Country of ref document: AT

Kind code of ref document: T

Effective date: 20220427

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220427

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220427

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220829

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220728

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220427

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220727

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220427

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220427

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220827

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602004055075

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220427

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220427

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220427

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220427

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220427

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20230130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220427

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230530

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20221130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20221130

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20221130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20221119

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20221119

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20221130

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20221130

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20231123

Year of fee payment: 20

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220427

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20231128

Year of fee payment: 20

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220427

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220427