EP3501030A1 - Überspannungsableiteranordnung und verfahren zu deren einstellung - Google Patents
Überspannungsableiteranordnung und verfahren zu deren einstellungInfo
- Publication number
- EP3501030A1 EP3501030A1 EP16777669.9A EP16777669A EP3501030A1 EP 3501030 A1 EP3501030 A1 EP 3501030A1 EP 16777669 A EP16777669 A EP 16777669A EP 3501030 A1 EP3501030 A1 EP 3501030A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- arrester
- surge
- current
- clamping
- arresters
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
- H01C7/10—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material voltage responsive, i.e. varistors
- H01C7/12—Overvoltage protection resistors; Arresters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
- H01C7/10—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material voltage responsive, i.e. varistors
- H01C7/12—Overvoltage protection resistors; Arresters
- H01C7/123—Arrangements for improving potential distribution
Definitions
- the invention relates to arrester assemblies and to methods of fabricating arrester assemblies.
- arrester arrangements for protection against electrical overvoltages, in which voltage-dependent resistive elements are electrically connected in series.
- the number of electrical resistance elements determines the overvoltage, from which the arrester arrangement is activated and allows a current to flow through.
- the invention has for its object to provide a method for producing a trap assembly that can cause a large electric current flow in the event of overvoltage and at the same time istleis ⁇ safe operation.
- the invention provides that in addition to ei ⁇ nem surge arrester at least one other
- a significant advantage of the method according to the invention is the fact that the current carrying capacity of the arrester ⁇ arrangement can be selected almost arbitrarily high by - depending on the desired maximum current flow - a correspondingly large number of surge arresters is electrically connected in parallel.
- a further significant advantage of the method according to the invention is the fact that surge absorbers connected in parallel can be cooled better than a single surge arrester, which would have to have a twice as large, at least approximately twice as large, cross-sectional area for the same current carrying capacity.
- Yet another significant advantage of the method according to the invention is that it can be ensured by the process steps provided according to the invention that the surge absorbers connected in parallel each lead to the same or at least approximately equal partial currents since the clamping system (s) can be optimally adjusted accordingly.
- inventively provided SET ⁇ len of or clamping systems can be avoided thus, that the surge absorbers connected in parallel in the event of an overvoltage conduct current to different degrees and are subject to different loads and under certain circumstances an overload of individual surge arresters and subsequently a failure of the entire arrester arrangement occurs.
- the problem with voltage-dependent resistance elements is that a high current flow leads to heating, which in turn further reduces the electrical resistance and increases the current even further.
- the clamping system (s) are preferably set in such a way that measured values which directly or indirectly indicate the temporal current increase of the currents flowing in the surge arresters-in the case of overvoltage-are equal or lie within a predetermined tolerance band. In the case of two or more clamping systems, these are preferably set individually, so that the clamping forces differ ⁇ .
- current increase measured values are formed by mathematical derivation after the time, which indicate the temporal current increase of the currents flowing in the surge arresters in the event of overvoltage, and the clamping system or systems are set in such a way that the
- the method can be carried out particularly simply and thus advantageously if a pulse current having a predetermined pulse rise edge is fed into the arrester arrangement and the currents or current courses flowing through the surge arresters, in particular temporal
- the voltage-dependent resistive elements are preferably mechanically clamped between two outer electrical connection elements of the arrester arrangement or between one of the two outer electrical connection elements of the arrester arrangement and an outer electrical contact element of the respective surge arrester.
- the invention also relates to an arrester arrangement comprising a surge arrester, in which voltage-dependent working resistance elements are electrically connected in series.
- the arrester arrangement has, in addition to the one surge arrester, hereinafter first
- Overvoltage arresters applied voltages or the induced inductance in the surge arresters in current flow induced voltages with regard to at least one predetermined criterion are equal or within a predetermined tolerance band.
- the one or more tensioning systems and the tensioning forces on the surge arrester (s) are preferably set in such a way that measured values which directly or indirectly indicate the temporal current increase of the currents flowing in the surge arresters in the case of overvoltage are the same or within a predetermined tolerance band.
- the one or more clamping systems and the clamping forces on the surge arrester or are set to be formed by ma ⁇ thematic derivative with respect to time Current increase readings which indicate the increase in the time of the currents flowing in the surge arresters - in the event of overvoltage - are equal or within a specified tolerance band.
- the one or more clamping systems and the clamping forces on the surge arrester or the surge arresters can be set such that voltages which are induced on the surge arresters during current flow or inductively induced voltages in the surge arresters are equal or lie within a predetermined tolerance band.
- the resistance elements of the surge arresters may lie alone or together with intermediate intermediate plates, in each case forming a stack of disks.
- the disk stack at least two surge arrester, in particular the first and di- th surge arrester, are juxtaposed in parallel on the ⁇ same side of a common support, in particular a common support plate which forms an electrical connection of the arrestor, is advantageous.
- a common support in particular a common support plate which forms an electrical connection of the arrestor
- Disc stack at least two surge arrester on ge ⁇ opposite sides of a common carrier, in particular a common carrier plate which forms an electrical connection of the arrester arrangement, are arranged.
- the two disk stacks are preferably arranged coaxially.
- the invention also relates to a switching unit, in particular a DC switching unit, with a switching element, in particular a semiconductor switch, and egg ⁇ ner parallel-connected arrester arrangement.
- a switching unit in particular a DC switching unit
- a switching element in particular a semiconductor switch
- egg ⁇ ner parallel-connected arrester arrangement According to the invention, it is provided with respect to the arrester arrangement that it has been designed or produced as explained above in detail.
- the arrestor is designed before ⁇ preferably for a working voltage of the switching unit between 400 and 800 kV.
- Figure 1 shows an embodiment of an inventive
- FIG. 2 shows the arrester arrangement according to FIG. 1 during a final setting step, in which the clamping systems of the surge arresters are set in a targeted manner in order to ensure a uniform flow of current through the surge arresters in the event of an overvoltage,
- FIG. 3-4 current waveforms during the setting of systems in Spannsys ⁇ arrestor arrangement according to FIG 2,
- FIG. 5 shows the arrester arrangement according to FIG. 1 with another electrical circuit, which makes it possible to set the clamping systems on the basis of voltage measured values
- FIG. 6-7 current and voltage profiles during the SET ⁇ lens of the clamping systems for the arrestor arrangement according to FIG 5, 8 shows an exemplary embodiment of an arrester arrangement according to the invention in which clamping systems operate pneumatically,
- Figure 9 shows an embodiment of a trap assembly having a plurality of surge arresters, which are arranged on different sides of a common carrier, wherein the
- FIG. 10 shows an embodiment of an arrester arrangement, in which the Studentsnapssabieiter are arranged as in Figure 9 and - in contrast to Figure 9 - Current inputs and outputs are on different sides of the arrester arrangement,
- Figure 11 shows an embodiment of an inventive
- Surge arresters which are each arranged in pairs ⁇ , wherein the surge arrester of each pair are coaxial to each other and each share a common clamping system
- Figure 12 shows an embodiment of an inventive
- Arrestor arrangement corresponding to the structure of the arrestor arrangement according to Figure 11 are, with the difference that Stromein- and outputs to below ⁇ different union sides of the arrestor, and Figure 13 shows an embodiment of an inventive
- Surge arresters form pairs which are coaxial lie on each other and adjacent to each other, and wherein pairs of surge arresters are arranged on both sides of a common carrier.
- pairs of surge arresters are arranged on both sides of a common carrier.
- the resistance elements 20 can be stacked UNMIT ⁇ directly or - as shown in figure 1 - are separated by intermediate metal plates 40 from each other.
- the disk stack 30 is placed on a common carrier plate 100 of the arrester arrangement 5, and an outer contact element 50 is placed on the stack end remote from the carrier plate 100.
- Surge arrester 10a respectively form an outer elekt ⁇ innovative connection element of the arrestor. 5
- the clamping system 60 comprises two clamping elements 70, each of which comprises a threaded rod 71, a spring 72 and a nut 73.
- the clamping elements 70 are each mounted by one end of the threaded rod 71 ⁇ passed through a hole in the disk stack ⁇ and screwed to the common carrier plate 100 Ablei ⁇ terantechnisch 5.
- the spring 72 is placed, the following by screwing the nut 73 on the outer contact element 50 of the surge arrester 10a is pressed.
- surge arresters 10b and 10c are produced by stacking corresponding disk stacks 30 of disc-shaped, voltage-dependent working resistance elements 20 and metallic intermediate plates 40 onto one another and each with one
- surge arrester individual clamping system 60 are provided.
- the three surge arresters 10a, 10b and 10c are electrically connected in parallel by connecting the ends of the disk stacks or the outer contact elements 50 remote from the common carrier plate 100 to conductive connecting lines;
- the connecting line between the first surge arrester 10a and the second surge arrester 10b is designated by reference numeral 110 and the connecting line between the second
- Surge arrester 10c is identified by the reference numeral 111.
- the tensioning systems 60 which in the exemplary embodiment according to FIG. 1 each comprise two tensioning elements 70, can each be adjusted individually so that each one
- FIG. 2 shows the arrester arrangement 5 according to FIG. 1, after a voltage source 200 has been connected to the electrical connections 5a and 5b of the Ablei ⁇ teranssen 5.
- the voltage source 200 makes it possible to feed a pulse current Ip into the arrester arrangement 5 by applying overvoltage pulses which bring the resistance elements 20 of the surge arresters 10a, 10b and 10c into a low-resistance state.
- an ammeter 210 is provided; for the measurement of the currents within the arrestor 5 further current measuring devices 211 and 212 are EXISTING ⁇ .
- the current measuring device 211 is electrically connected to the kaulei ⁇ device 111 and thus measures directly the current 13, which in the case of an overvoltage by the third
- the ammeter 212 is connected to the connection line 111, which is the contact element 50 of the second
- the electricity meter 212 thus measures the current sum from the current 13 flowing through the third surge arrester 10c and the current 12 flowing through the second surge arrester 10b.
- the current II which flows through the first surge arrester 10a, can be obtained by differentiating between the pulse current Ip measured by the current measuring device 210 and that of the
- FIG. 3 shows an example of the course of the pulse current Ip over time t. It can be seen that the current magnitude of the pulse current Ip have pulse rise edges, which are designated in FIG. 3 by the reference symbol Fp.
- Pulse rise edges Fp can be calculated quantitatively by performing the time derivative of the pulse current Ip after the time according to:
- FIG. 4 shows the current curves of the three currents II, 12 and 13 flowing through the three surge arresters 10a, 10b and 10c according to FIG. It can be seen that before an optimal setting of the clamping systems 60
- Distinguish current curves in particular have different current increase values or current rise edges.
- the current rise edges of the three currents II, 12 and 13 are indicated in FIG. 4 by the reference symbols FL1, FL2 and FL3 and run at different speeds.
- the Rising edges FL1, FL2 and FL3 can be determined mathematically as follows:
- the clamping systems After using the measured current waveforms of the currents II, 12 and 13 - as explained - the clamping systems have been 60 individually provided a ⁇ and current curves have been matched to one another thereby, the production of the arrestor 5 is completed as shown in FIG. 2
- the ammeters 210, 211 and 212 as well as the voltage source 200 can be subsequently separated.
- FIGS. 2 to 4 it was explained by way of example how an optimal adjustment of the clamping systems 60 can be made on the basis of current measured values.
- 5 shows the arrestor arrangement 5 according to Figure 1, after a power source 200 for supplying a pulse current Ip ⁇ to the electrical terminals 5a and 5b of the
- Arrester arrangement 5 has been connected. With the chip Source 200, a pulse current is generated with current rising edges Fp, as shown by way of example in Figure 6.
- the current Ip which is fed to the electrical terminal 5a, will flow through the three surge arresters 10a, 10b and 10c, causing a voltage drop across the
- Lead surge arresters the corresponding voltages are indicated in FIGS. 5 and 7 by the reference symbols U1, U2 and U3.
- Inductors of the surge arrester is induced. It applies here:
- U3 I3-R3 + L3-dI3 / dt, where R1 is the ohmic resistance and LI is the inductance of the first surge arrester 10a, R2 the ohmic resistance and L2 the inductance of the second surge arrester 10b and R3 the ohmic resistance and L3 the inductance of the third surge arrester 10c.
- Ll 'dll / dt, L2' d21 / dt or L3 'dI3 / dt describes in each case induced in the surge arresters 10a, 10b and 10c voltages Uil, Ui2 and Ui3.
- the induced voltages Uil, Ui2 and Ui3 can be measured by measuring the voltage values after the occurrence of the steep voltage edges.
- FIG. 7 shows the course of the three voltages U1, U2 and U3 over time over time t. It can be know that in the initial state before an optimum SET ⁇ len tensioning systems, the voltages Ul, U2 and U3, are to be ⁇ differently large as the tension of the Spannsys ⁇ systems has not yet been adjusted.
- FIG. 8 shows an exemplary embodiment of a diverter arrangement in which the clamping systems 60 of FIGS
- Screwing as in the embodiment according to the Figu ⁇ ren 1 to 6 are based, but on a pneumatic system.
- the clamping systems 60 each have pressure-settable fluid containers 75, which are fed by a central pump 76.
- the fluid containers 75 can each be controlled individually and with regard to the force acting on the surge arresters
- Surge Arrester 10a, 10b and 10c can exercise.
- the optimum setting of the clamping systems 60 or the setting of the optimum pressure in the fluid containers 75 is preferably carried out by evaluating current measured values, as has been explained by way of example in connection with FIGS. 3 and 4, or by evaluating voltage measured values, as is the case for example has been explained in connection with Figures 6 and 7.
- Disk stack 30 coaxial with each other.
- Surge arresters LOD and Loe is arranged in each case a me the Common ⁇ support plate 100 of the arrestor. 5
- connection lines 120 are before ⁇ preferably flexible so that the individual adjustability of the clamping systems is not impeded 60; the connecting lines 120 are preferably formed by flexible electrical Ka ⁇ bel.
- the Ablei ⁇ teran elbow 5 a current input E5 and two current outputs A5a and A5b.
- the current input E5 and the two gears Stromaus ⁇ A5a and A5b are on the same side of the arrester arranged arrangement 5 so that the current paths are of unequal length through which a ⁇ individual surge arrester;
- this path difference is not important because the individual adjustment of the clamping systems 60 and the individual adjustment of the clamping forces Fl to F6, as has been exemplified in connection with the figures 2 to 7, for the elekt ⁇ for loads of the surge arrester.
- FIG. 10 shows an exemplary embodiment of a Ablei ⁇ teranssen, in which the Studentsnapssabieiter are arranged as in the embodiment of Figure 9.
- the current outputs A5a and A5b are on a different side than the Power input E5.
- the arrangement of the current input and current outputs on different sides of the arrester arrangement advantageously leads to a balancing of the current flow paths of the currents flowing through the surge arresters.
- FIG. 11 shows an exemplary embodiment of a Ablei ⁇ teranssen in which the coaxially arranged pairs of surge arresters lOd and lOe share a common clamping system 60. It can be seen that the threaded rods 71 each brace a pair of surge arresters 10d and 10e.
- the current input ⁇ E5 and the current outputs A5a and A5b lie on the same side of the arrestor, so that the current paths are of unequal length through each surge arrester; this However path difference does not matter because of the adjustment of the clamping systems, as has been exemplified in connection with Figures 2 to 7, for the individual electrical ⁇ cal stress on the surge arrester.
- FIG. 12 shows an arrester arrangement 5 which is based on the arrangement of the surge arrester and the arrangement of the arrester arrangement
- Clamping systems 60 of the arrester arrangement 5 according to FIG 11 corresponds.
- the current input E5 and the current outputs A5a and A5b are located on different sides of FIG.
- FIG. 13 shows an arrester arrangement 5 with twelve
- the Studentsnapssabieiter lOf are arranged in pairs, coaxial with each other ⁇ the way that the longitudinal axes of the disk stack 30 are arranged coaxially in each pair. Three of the pairs lie on one side of a common carrier plate 100 of FIG.
- Arrester arrangement and three are on the other side.
- the arrangement of the pairs is such that two pairs are arranged coaxially with each other.
- the connecting lines 120 are preferably flexible, since ⁇ with the individual adjustability of the clamping systems 60 is not hindered; the connection lines 120 are preferably formed by flexible electrical cables.
- the arrester arrangement 5 according to FIG. 13 has two current inputs E5a and E5b, which on one side of the
- Arrester arrangement 5 are arranged. On the other side of the arrester arrangement 5 there are three current outputs A5a, A5b and A5c.
- the current inputs E5a and E5b are short-circuited by means of a bus bar, not shown in FIG. 13, The same applies to the three current outputs A5a, A5b and A5c.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Emergency Protection Circuit Devices (AREA)
Abstract
Description
Claims
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/EP2016/073653 WO2018065034A1 (de) | 2016-10-04 | 2016-10-04 | Überspannungsableiteranordnung und verfahren zu deren einstellung |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| EP3501030A1 true EP3501030A1 (de) | 2019-06-26 |
| EP3501030B1 EP3501030B1 (de) | 2021-12-01 |
Family
ID=57083299
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP16777669.9A Active EP3501030B1 (de) | 2016-10-04 | 2016-10-04 | Überspannungsableiteranordnung und verfahren zu deren einstellung |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP3501030B1 (de) |
| CN (1) | CN109791824B (de) |
| WO (1) | WO2018065034A1 (de) |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| SE510178C2 (sv) * | 1991-09-16 | 1999-04-26 | Asea Brown Boveri | Ventilavledaranordning |
| JP2996059B2 (ja) * | 1993-07-14 | 1999-12-27 | 株式会社日立製作所 | 避雷器及びその組立方法 |
| DE102006003579B4 (de) | 2006-01-25 | 2007-10-25 | Tridelta Überspannungsableiter Gmbh | Überspannungsableiter mit Käfig-design und Herstellungsverfahren für diesen |
| JP2008186744A (ja) * | 2007-01-31 | 2008-08-14 | Japan Ae Power Systems Corp | モールド型避雷装置及びその製作方法 |
| JP5212611B2 (ja) * | 2008-01-08 | 2013-06-19 | 株式会社日立製作所 | 避雷器 |
| JP2010027671A (ja) * | 2008-07-15 | 2010-02-04 | Mitsubishi Electric Corp | 避雷器およびその製造方法 |
| DE102008034890A1 (de) * | 2008-07-24 | 2010-02-04 | Siemens Aktiengesellschaft | Überspannungsableiteranordnung mit einem mehrere Ableitersäulen aufweisenden Ableitstrompfad |
| CN201549299U (zh) * | 2009-10-23 | 2010-08-11 | 中国西电电气股份有限公司 | 一种具有均流功能的大容量避雷器 |
| CN202678008U (zh) * | 2012-06-01 | 2013-01-16 | 湖南省电力公司科学研究院 | 防冰闪复合绝缘避雷器 |
| DE102012210331B4 (de) * | 2012-06-19 | 2014-02-13 | Siemens Aktiengesellschaft | Überspannungsableiter für hohe Spannungen |
| CN204066920U (zh) * | 2014-08-05 | 2014-12-31 | 特变电工沈阳变压器集团有限公司 | 一种可调节避雷器结构 |
-
2016
- 2016-10-04 CN CN201680089811.0A patent/CN109791824B/zh active Active
- 2016-10-04 EP EP16777669.9A patent/EP3501030B1/de active Active
- 2016-10-04 WO PCT/EP2016/073653 patent/WO2018065034A1/de not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| CN109791824B (zh) | 2021-07-30 |
| CN109791824A (zh) | 2019-05-21 |
| EP3501030B1 (de) | 2021-12-01 |
| WO2018065034A1 (de) | 2018-04-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2920858B1 (de) | Verfahren und vorrichtung zum schutz mehrerer strings eines photovoltaikgenerators vor rückströmen | |
| EP2145368B1 (de) | Schaltungsanordnung mit wenigstens zwei in serie geschalteten kondensatoren | |
| EP2418748B1 (de) | Energieversorgungsvorrichtung | |
| EP2568480B1 (de) | Überspannungsschutzgerät | |
| EP3870982B1 (de) | Verfahren zur isolationswiderstandsmessung in wechselrichtern mit mehrpunkttopologie und wechselrichter mit mehrpunkttopologie | |
| DE19838776C2 (de) | Verfahren und Anordnung mit einem zwei-stufigen Überspannungsschutz in Niederspannungsanlagen | |
| DE102014003910B4 (de) | Endprodukt mit Anschlussnetzwerk, Prüfvorrichtung und Verfahren zum gleichzeitigen Prüfen mehrerer Batteriezellen | |
| WO2017129498A1 (de) | Klemmkörper für eine elektrische anschlussvorrichtung | |
| AT399069B (de) | Anordnung für den überspannungsschutz in niederspannungsanlagen | |
| DE102010063258B4 (de) | Vorrichtung zum Messen einer Zellspannung einer Batterie | |
| EP3501030B1 (de) | Überspannungsableiteranordnung und verfahren zu deren einstellung | |
| EP3794699B1 (de) | Vorrichtung und verfahren zum koppeln zweier gleichstromnetze | |
| DE102013223648B3 (de) | Multikontaktelement für einen Varistor | |
| DE1808374A1 (de) | UEberspannungsableiter | |
| DE102004058633B3 (de) | Strombegrenzer zur Strombegrenzung im Fehlerfall | |
| AT397439B (de) | Schaltung zur überwachung der isolationswiderstände einer schar von baugruppen einer elektrischen anlage mit gemeinsamer erdfreier stromversorgung, insbesondere einer fernmelde- oder signaltechnischen einrichtung | |
| EP2984680A1 (de) | Leistungshalbleitermodul | |
| DE102017106770B4 (de) | Schaltungsanordnung zum Schutz vor Netzüberspannungen für Stromrichter von Fahrzeugen, insbesondere von fahrleitungsgebundenen Fahrzeugen | |
| DE2407168A1 (de) | Leistungsschalteinrichtung | |
| EP3588706A1 (de) | Funkenstrecke mit zündkreis und funkenstreckenanordnung | |
| DE1052557B (de) | UEberwachungseinrichtung fuer eine Anordnung mit Halbleiterventilen | |
| DE1163965B (de) | Nebenschlusswiderstand fuer Messzwecke | |
| EP3043473B1 (de) | Schaltungsanordnung für Thyristorsteller | |
| WO2024074270A1 (de) | Kombinierte erdungs- und schutzeinrichtung für einen modular aufgebauten spannungs- und leistungswandler | |
| EP4475422A1 (de) | Schaltungsanordnung für einen dc-verbund |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: UNKNOWN |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
| 17P | Request for examination filed |
Effective date: 20190305 |
|
| AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| AX | Request for extension of the european patent |
Extension state: BA ME |
|
| DAV | Request for validation of the european patent (deleted) | ||
| DAX | Request for extension of the european patent (deleted) | ||
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
| 17Q | First examination report despatched |
Effective date: 20201103 |
|
| RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: SIEMENS ENERGY GLOBAL GMBH & CO. KG |
|
| GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
| INTG | Intention to grant announced |
Effective date: 20210622 |
|
| GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
| GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
| AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
| REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 1452584 Country of ref document: AT Kind code of ref document: T Effective date: 20211215 Ref country code: CH Ref legal event code: EP |
|
| REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D Free format text: LANGUAGE OF EP DOCUMENT: GERMAN |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 502016014229 Country of ref document: DE |
|
| REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG9D |
|
| REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20211201 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220301 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220301 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220302 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220401 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 502016014229 Country of ref document: DE |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220401 |
|
| PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 |
|
| 26N | No opposition filed |
Effective date: 20220902 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 |
|
| REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
| REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20221031 |
|
| GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20221004 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20221004 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20221031 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20221031 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20221031 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20221004 Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20221004 |
|
| REG | Reference to a national code |
Ref country code: AT Ref legal event code: MM01 Ref document number: 1452584 Country of ref document: AT Kind code of ref document: T Effective date: 20221004 |
|
| P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20231222 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20221004 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20161004 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20211201 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20251028 Year of fee payment: 10 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20251027 Year of fee payment: 10 |