EP3115854A1 - Circuit d'entrée/sortie universel - Google Patents

Circuit d'entrée/sortie universel Download PDF

Info

Publication number
EP3115854A1
EP3115854A1 EP15175814.1A EP15175814A EP3115854A1 EP 3115854 A1 EP3115854 A1 EP 3115854A1 EP 15175814 A EP15175814 A EP 15175814A EP 3115854 A1 EP3115854 A1 EP 3115854A1
Authority
EP
European Patent Office
Prior art keywords
analog
digital
converter
circuit arrangement
connection point
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP15175814.1A
Other languages
German (de)
English (en)
Other versions
EP3115854B1 (fr
Inventor
Walter Stoll
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens Schweiz AG
Original Assignee
Siemens Schweiz AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Schweiz AG filed Critical Siemens Schweiz AG
Priority to EP15175814.1A priority Critical patent/EP3115854B1/fr
Priority to US15/200,968 priority patent/US10031874B2/en
Publication of EP3115854A1 publication Critical patent/EP3115854A1/fr
Application granted granted Critical
Publication of EP3115854B1 publication Critical patent/EP3115854B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/387—Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Programme-control systems
    • G05B19/02—Programme-control systems electric
    • G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
    • G05B19/0423—Input/output
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00—Program-control systems
    • G05B2219/20—Pc systems
    • G05B2219/21—Pc I-O input output
    • G05B2219/21114—Universal input, AC or DC
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00—Program-control systems
    • G05B2219/20—Pc systems
    • G05B2219/21—Pc I-O input output
    • G05B2219/21115—Same connector can represent either input or output
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00—Program-control systems
    • G05B2219/20—Pc systems
    • G05B2219/21—Pc I-O input output
    • G05B2219/21119—Circuit for signal adaption, voltage level shift, filter noise
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00—Program-control systems
    • G05B2219/20—Pc systems
    • G05B2219/21—Pc I-O input output
    • G05B2219/21137—Analog to digital conversion, ADC, DAC

Definitions

  • the present disclosure relates to a universal input / output circuit. More particularly, the present disclosure focuses on an input / output circuit to be used in building automation. The instant disclosure also relates to a building automation system with a universal input / output circuit.
  • Circuits for the detection of analog and of digital signals typically involve an analog-to-digital (A/D) converter.
  • An A/D converter changes an analog signal into a digital value.
  • A/D converters are commonly employed to change a signal from a light sensor or from a temperature-dependent resistor into a digital signal. The digital signal can then be processed by a microprocessor.
  • Circuits supplying an actuator are frequently based on a digital-to-analog (D/A) converter.
  • a digital-to-analog converter changes a digital value into an analog signal.
  • the D/A converter commonly provides a signal and sets the position of an actuator.
  • the output module of a universal input / output circuit typically involves an amplifier.
  • An amplifier is required because the impedance at the output of the D/A converter does not match the impedance at the input of the actuator.
  • the amplifier preferably is a unity gain amplifier which amplifies an electric current without changing voltage.
  • the patent EP1500992B1 issued on 9 November 2005 and discloses an apparatus for operating field devices of a building automation system.
  • Field devices of building automation systems are, by way of non-limiting example, temperature sensors, humidity probes, light sensors, actuators for blinds, valve actuators etc.
  • the apparatus of EP1500992B1 provides a universal input / output circuit that connects to various field devices.
  • the universal input / output circuit of EP1500992B1 includes an A/D converter to carry out measurements of temperature, humidity, air quality etc.
  • An additional D/A converter sets the position of an actuating device in accordance with a voltage signal.
  • a unity gain amplifier matches the output impedance of the D/A converter to the impedance of the actuator.
  • the input / output circuit of EP1500992B1 also provides a number of switches. These switches allow for reconfiguration of the circuit such that the same universal input / output circuit can be used for reading sensors and also for driving actuators.
  • the circuit sequentially obtains readings. That is, the apparatus may simultaneously connect to multiple sensors such as light sensors and thermocouples. A time frame is allocated to each sensor and the input / output circuit takes measurements from the sensors in accordance with allocated time frames. An input / output circuit adapted for sequential readings dispenses with separate A/D converters for every sensor.
  • Resistance measurements of field devices are generally prone to dielectric absorption. Those issues are due to the different time constants of molecular relaxation of the charge carriers on a capacitor. They may arise whenever a capacitive element is in parallel with a (resistive) sensor. An electric charge remaining on a capacitor will thus impair the resistance measurement.
  • the parallel resistance may actually be a stray capacitance and may be caused by leads that connect to a field device.
  • the aim of the present disclosure is to at least mitigate the aforementioned difficulties and to provide input / output circuits for building automation devices that meet the aforementioned requirements.
  • the present disclosure provides a universal input / output circuit that mitigates issues due to capacitor soakage.
  • a universal input / output circuit according to the instant disclosure is typically part of a building automation system.
  • the universal input / output circuit first drives a known current through the resistance between the two terminals of the circuit. A resistance is determined by measurement of the voltage drop between the two terminals. The circuit is then reconfigured by actuation of at least one switch. Upon completion of the reconfiguration, the circuit is configured to output a voltage. The voltage between the two terminals of the circuit matches or substantially matches the voltage obtained from the previous measurements.
  • the voltage between the two terminals thus is the same or substantially the same before and after reconfiguration. Any adverse effects due to capacitor soakage are mitigated and / or eliminated by maintenance of a constant voltage.
  • the present disclosure teaches a circuit arrangement for universal input / output having at least one interface module having an analog-to-digital converter with an input channel and with an output port, a digital-to-analog converter with an input port and with an output channel, a first connection point an amplifier with a non-inverting input channel, and a switching network with a plurality of switches, wherein the output channel of the digital-to-analog converter connects either directly or via a sample-and-hold element to the non-inverting input channel of the amplifier, wherein the switching network is configured to connect the analog-to-digital converter either directly or via a program-controlled scaling apparatus to the first connection point, wherein upon connection of the analog-to-digital converter to the first connection point the analog-to-digital converter is configured to convert a first analog voltage at the first connection point into a digital representation of said first analog voltage and to output said digital representation at its output port, wherein the circuit arrangement is configured to transfer said digital representation from the output channel of the analog-to-digit
  • the instant disclosure thus teaches the aforementioned circuit arrangement, wherein at least one electric component connects between the at least two terminals of the circuit arrangement and wherein the at least one electric component includes at least one of the following:
  • the present disclosure also provides a building automation system with a universal input / output circuit according to the instant disclosure.
  • reference numeral 1 stands for a first and reference numeral 2 stands for a second universal input / output circuit.
  • the two input / output circuits 1 and 2 connect, by way of example, via a bus system 3 to a control and regulation device 4.
  • the control and regulation device 4 typically connects via another bus system 5 to a superordinated module 6.
  • the universal input / output circuit 1 or else 2 serves to operate field devices.
  • a field device generally is a sensor for recording a process variable such as temperature, humidity, air quality, light etc.
  • the field device may also be a servo drive for influencing a process variable.
  • the input / output circuit 1 or else 2 provides several terminals X0, X1, X2, and X3 for the connection of field devices.
  • the number of field devices able to be connected per input / output circuit 1 or else 2 can, in principle, be chosen within wide limits.
  • the number of field devices able to connect per input / output circuit 1 or else 2 is generally chosen in accordance with a number of (conflicting) technical requirements. These include, but are not limited to, allowable costs, space requirements, expected data flow per unit of time etc. In building automation systems, four, eight, sixteen, thirty-two, or sixty-four connection points per input / output circuit 1 or else 2 are advantageously realized.
  • connection point provides a terminal X0, X1, X2, or X3.
  • each connection point provides a further terminal M for the signal reference point.
  • the terminals M for the signal reference point advantageously connect to each other inside the input / output circuit 1 or else 2.
  • the circuit arrangement of the instant disclosure provides at least one terminal M configured for use as a signal reference point.
  • the instant disclosure teaches a circuit arrangement, wherein at least one terminal M is configured to be used as a signal reference point.
  • the input / output circuit 1 or else 2 can provide a terminal as the signal reference point of all field devices.
  • the terminals X0, X1, X2, and X3 are preferably constructed and wired in the same way. They can typically be used universally as input ports and / or as output ports. They can thus be used for unidirectional and / or for bidirectional signal flow.
  • the universal terminals X0, X1, X2, and X3 can be used both for analog signals and for digital signals.
  • the universal terminals X0, X1, X2, or X3 may be used for various types of field devices.
  • the universal terminals X0, X1, X2, or X3 are able to be used for sensors and / or for actuators, for field devices with analog input, with analog output, with digital input and / or with digital output.
  • a field device 7 connects to several terminals X0, X1, X2 or X3 at a time.
  • a field device 7 typically connects to several terminals X0, X1, X2 or X3 when the field device 7 is a servo actuator with position reporting. An adjustment signal is then outputted at one terminal. A status and / or a current position is simultaneously read at a further terminal.
  • the universal terminals X1, X1, X2, and / or X3, and / or the further terminal M are advantageously realized as spring-type terminals.
  • the terminals X1, X1, X2 and / or X3 and / or the further terminal M can also be realized as screw-type terminals.
  • the terminals X1, X1, X2, and / or X3, and / or the further terminal M are realized as plugs or plug elements.
  • the input / output circuits 1 or else 2 include at least one microcomputer 8 each and at least one one interface component 10 each.
  • the microcomputer 8 connects to the interface component 10.
  • the microcomputer 8 allows the universal terminals X0, X1, X2, and / or X3 to be configured for a specific task and to operate accordingly.
  • the input / output circuits 1 or else 2 advantageously connect via the microcomputer 8 to the bus system 3 for a data communication with the control and regulation device 4.
  • the microcomputer 8 is implemented in the interface component 10.
  • the interface component provides external circuitry.
  • the external circuitry is advantageously provided in the corresponding input / output circuit 1 or else 2.
  • the external circuitry is preferably provided on a printed circuit board.
  • the circuit arrangement of the instant disclosure provides a microcomputer 8 configured to instruct the switching network Sxx, Tx to carry out switching operations and / or configured to instruct the analog-to-digital converter A/D to carry out conversion operations and / or configured to instruct the digital-to-analog-converter D/A to carry out conversion operations and / or configured to instruct the analog-to-digital converter A/D to write to a register and / or configured to instruct the digital-to-analog-converter D/A to read from a register and / or configured to instruct a current source 25.
  • the circuit arrangement of the instant disclosure provides an interface module wherein the interface module 10 additionally comprises a serial-peripheral interface SPI and wherein the microcomputer 8 is configured to instruct the switching network Sxx, Tx via the serial-peripheral interface SPI and / or is configured to instruct the analog-to-digital converter A/D via the serial-peripheral interface SPI and / or is configured to instruct the digital-to-analog-converter D/A via the serial-peripheral interface SPI and / or is configured to instruct the analog-to-digital converter A/D via the serial-peripheral interface SPI and / or is configured to instruct a current source via the serial-peripheral interface SPI.
  • the interface component 10 or parts of the interface component are advantageously realized as a so-called application specific integrated circuit (ASIC).
  • ASIC application specific integrated circuit
  • the use of an application specific integrated circuit allows for production of large numbers of items at favorable cost. Also high reliability and / or operational safety are achieved by using application specific integrated circuits.
  • the microcontroller 8 can, by way of non-limiting example, be a Freescale® MPC8xx, Texas Instruments® AM335x, Renesas® V850, Freescale® S08, or any other suitable architecture.
  • the microcontroller 8 can, by way of non-limiting example, be procured off-the-shelf.
  • the universal terminals connect, by way of non-limiting example, to a passive sensor 7.1, to an active sensor 7.2, to a potential-free switch 7.3, to a voltage-controlled servo element 7.4, to a current-controlled servo element 7.5 with a position reporter, and to a further field device 7.6.
  • Fig 2 shows a block diagram of the interface component 10 and also an advantageous external circuitry of the interface component 10. For reasons of clarity, Fig 2 focuses on those function blocks of the interface component 10 which are essential for understanding the disclosure.
  • the interface component 10 has several identically structured channels. For the sake of simplicity, only a first channel 11.1 is represented in detail and framed in dashed lines. In addition, a second channel 11.2 is represented by another dashed-line frame. Typically, the interface component 10 provides four, eight, sixteen, thirty-two, or sixty-four channels.
  • the channel 10 has a first power source 12, a second power source 13, a sample-and-hold element 17, and an output amplifier 15.
  • the power source 12 preferably provides 6 V, 12 V, 24 V, or 48 V.
  • the power source 13 preferably provides -5 V, -10 V, -15 V, or -20 V.
  • the power sources 12 and / or 13 advantageously provide direct current and / or direct voltage.
  • the input of the amplifier 15 connects to the sample-and-hold element 17.
  • Channel 10 further provides a first comparator 14, a second comparator 16 and a part configurable circuit consisting of several switches Sxx and Tx.
  • the non-inverting input channel of the output amplifier 15 connects to the sample-and-hold element 17.
  • the inverting input channel of the output amplifier 15 connects via switches S17 and S18 to the output channel of the amplifier 15. With the switches S17 and S18 closed, this part of channel 11.1 becomes a unity gain amplifier.
  • the interface component 10 includes at least a first connection point IOX01 and a second connection point IOX00 per channel 11.1 and 11.2, respectively.
  • the first connection point IOX01 connects to a first (ohmic) resistor Ri.
  • the second connection point IOX00 connects to a second (ohmic) resistor Ro.
  • the circuit arrangement of the instant disclosure comprises a first resistor Ri and a second resistor Ro and at least two terminals X0, M for connecting field devices 7, and the interface module 10 comprises a second connection point IOX00, and the terminal X0 connects via the first resistor Ri to the first connection point IOX01, and the terminal X0 connects via a second resistor Ro to the second connection point IOX00.
  • a voltage-to-current converter 20 is also provided outside the interface component per channel 11.1 and 11.2, respectively.
  • the voltage-to-current converter 20 may also be provided as part of each channel 11.1 and 11.2, respectively.
  • the voltage-to-current converter 20 connects on the input side to a third connection point IOY0 of the corresponding channel 11.1.
  • On the output side the voltage-to-current converter 20 connects to the first terminal X0 allocated to the corresponding channel 11.1.
  • the interface component 10 also includes at least a fourth connection point 21 for the signal reference point.
  • the fourth connection point 21 connects to the terminal M.
  • the two (ohmic) resistors Ri and Ro and also the voltage-to-current converter 20 are typically not integrated in the interface component 10.
  • the terminal X0 allocated to the channel 11.1 connects to the first connection point IOX01 via the first (ohmic) resistor Ri.
  • the terminal X0 connects to the second connection point IOX00 of the channel 11.1 via the second (ohmic) resistor Ro.
  • at least one of the resistors Ri and Ro is non-reactive or substantially non-reactive.
  • the two resistors Ri and Ro are non-reactive or substantially non-reactive.
  • at least one of the resistors Ri and Ro is ohmic or substantially ohmic.
  • the two resistors Ri and Ro are both ohmic or substantially ohmic.
  • the circuit arrangement of the instant disclosure comprises a first resistor Ri and a second resistor Ro
  • the interface module 10 comprises a second connection point IOX00 and the amplifier 15 comprises an inverting input channel and an output channel
  • the switching network S17 is configured to connect the inverting input channel of the amplifier 15 to the first connection point IOX01
  • the switching network S18 is configured to connect the output channel of the amplifier 15 to the second connection point IOX00
  • the first resistor Ri and the second resistor Ro electrically connect the second connection point IOX00 to the first connection point IOX01, such that the output channel of the amplifier 15 can be led to the inverting input channel of the amplifier 15 via the second connection point IOX00 and via the second resistor Ro and via the first resistor Ri and via the first connection point IOX01.
  • the circuit arrangement of the instant disclosure provides a switching network S17, S18 and a first resistor Ri and a second resistor Ro. These are configured to lead the output channel of the amplifier 15 to the inverting input channel of the amplifier 15, such that the amplifier 15 becomes a unity gain amplifier.
  • the first connection point IOX01 is led via controllable switches Sxx of the configurable circuit to the input E1 of an analog-to-digital converter A/D.
  • the circuit also provides a program-controlled scaling apparatus 22 in between the analog-to-digital converter A/D and the first connection point IOX01.
  • the program-controlled scaling apparatus 22 is a pre-amplifier.
  • the program-controlled scaling apparatus 22 may also be an impedance converter.
  • the instant disclosure teaches a circuit arrangement, wherein the interface module comprises at least one program-controlled scaling unit 22 with an input channel and with an output channel, and wherein the output channel of the at least one program-controlled scaling unit 22 connects to the input channel of the analog-to-digital converter A/D, and wherein the input channel of the at least one program-controlled scaling unit 22 connects to the switch.
  • the second connection point IOX00 may connect via controllable switches Sxx of the configurable circuit to a power source 12 and / or 13 of the interface component 10.
  • a semiconductor overvoltage protection device 23 is ideally disposed between the terminal X0 and the terminal M.
  • the semiconductor overvoltage protection device 23 is advantageously not integrated in the interface component 10.
  • the semiconductor protection device 23 is matched to inadmissibly high voltages or interference voltage peaks.
  • a capacitor Cs also connects between the terminal X0 and the terminal M provided for the signal reference point.
  • the capacitor Cs is advantageously not integrated in the interface component 10.
  • a further capacitor Ci is connected between the first connection point IOX01 and the terminal M.
  • the capacitor Ci is advantageously also not integrated in the interface component 10.
  • the circuit arrangement of the instant disclosure provides at least one electric component that connects between the at least two terminals X0, M of the circuit arrangement and the at least one electric component includes at least one of the following a capacitor Cs, Ci and / or a surge arrester 23 and the at least one element is either implemented in the interface module 10 or outside the interface module 10.
  • the values of the components arranged in the modules outside the interface component 10 are to be matched to one another.
  • the first (ohmic) resistor Ri and the second (ohmic) resistor Ro can then assume protective functions for the interface component 10.
  • the first and the second (ohmic) resistors Ri and Ro ideally assume their protective functions without adversely affecting the necessary accuracy of the signal recording.
  • the first and the second (ohmic) resistors Ri and Ro preferably assume their protective functions without adversely affecting signal generation by the interface component 10.
  • the second (ohmic) resistance Ro should not be less than rougly 390 ohms. In a case of incorrect wiring with 24 V alternating voltage the interface component 10 and the second resistor Ro may otherwise suffer damage.
  • the second (ohmic) resistor Ro should not exceed 390 Ohms. This limit is a result of a maximum permissible load of roughly 500 ohms for a current input when the measuring resistor 51 is 47 ohms.
  • the measuring resistor 51 introduces a limit for the second (ohmic) resistor Ro, since the analog-to-digital converter A/D records the voltage via the measuring resistor 51.
  • a current flows through the second (ohmic) resistance Ro, via the switch S9 and through the measuring resistor 51.
  • the second resistance (ohmic) Ro can also be chosen to be larger.
  • the maximum value is then roughly 1500 Ohms.
  • Conditions which obtain when the first terminal X0 is configured as a voltage output have a limiting effect.
  • the voltage drop over the second (ohmic) resistance Ro needs be great enough for the whole range to be able to be controlled.
  • the whole range is, by of of non-limiting example, 0 V to 10 V.
  • the stability at maximum capacitive load, typically at 230 nF should be guaranteed. Too great a second (ohmic) resistance Ro would impair stability behaviour.
  • the first (ohmic) resistance Ri should be as large as possible such as to minimise currents in the case of incorrect wiring. Input leakage currents flowing in the first connection point IOX01 should preferably not generate a noticeable voltage drop over the first (ohmic) resistor Ri.
  • the semiconductor overvoltage protection device 23, the capacitor Cs and the further capacitor Ci can be used in order to achieve electromagnetic compatibility of the terminal X0.
  • the threshold voltage of the semiconductor overvoltage protection device 23 must be at least 42 V. This threshold voltage corresponds to a peak value of an incorrectly wired 24 V alternating current voltage leading line. The instant example accounts for an overvoltage of 20%.
  • the capacity of the capacitor Cs should not exceed the maximum permissible capacitive load for an active sensor with voltage output.
  • a common value of maximum permissible capacitive load is 20 nF.
  • the time constant Ri ⁇ Ci formed by the first ohmic resistor Ri and the further capacitor Ci influences stability of the first terminal X0 configured as a voltage output.
  • the values of the first (ohmic) resistor Ri and of the second capacitor Ci are to be chosen such that the time constant does not exceed the value of 1 microsecond. The voltage output may otherwise become unstable.
  • the microcontroller 8 runs an operating system.
  • the operating system may, for instance, be an Android® operating system, a Windows® operating system, or a Linux® operating system such as Meego®.
  • the operating system may be a system specifically tailored for embedded systems and / or for controllers for building automation systems.
  • the operating system may also be general-purpose.
  • the serial-peripheral interface instructs the analog-to-digital converter to start. Also, the switches S12 and S5 close. As the switch S12 closes, the programmable power source 25 drives a current through any element connected between terminals X0 and M. The same voltage drop between contacts X0 and M is transferred via the resistor Ri, via the closed switch S5, and via the (optional) program-controlled scaling apparatus 22 to the input channel of the analog-to-digital converter A/D.
  • the microprocessor 8 now reads a digital representation of the voltage measured by the analog-to-digital converter A/D. The corresponding step is shown on Fig 3 as step 63. Next, the microprocessor 8 writes the digital representation of the voltage measurement to the input register of the digital-to-analog converter D/A. Fig 3 shows the corresponding step as step 64.
  • the register is part of the digital-to-analog converter D/A and the output port of the analog-to-digital converter A/D connects to the register of the digital-to-analog converter D/A such that the analog-to-digital converter A/D can write said digital representation to said register.
  • the circuit arrangement provides a bus connecting the output port of the analog-to-digital converter A/D to the input port of the digital-to-analog converter A/D and / or said bus is part of the interface module 10.
  • said bus is configured to establish a unidirectional data connection from the output port of the analog-to-digital converter A/D to the input port of the digital-to-analog converter D/A.
  • the microprocessor 8 advantageously reads values from the analog-to-digital converter A/D and / or writes values to the digital-to-analog converter D/A through the serial-peripheral interface SPI. It is also envisaged that the microprocessor 8 communicates directly with the input / output registers of the analog-to-digital converter A/D and / or of the digital-to-analog converter D/A. That is, the microprocessor 8 is able to read (directly) from the analog-to-digital converter A/D and / or is able to write (directly) to the digital-to-analog converter D/A.
  • Fig 3 refers to the corresponding step as reference numeral 65.
  • the amplitude of the voltage at the output of the digital-to-analog converter D/A is the same or substantially the same as the previously measured voltage.
  • the output of the digital-to-analog converter is forwarded to the sample-and-hold element 17. According to an alternate embodiment, the output of the digital-to-analog converter is sufficiently stable. The output is directly applied to the non-inverting input of the amplifier 15.
  • the output voltage of amplifier 15 is fed via the second connection point IOX00 and via the second (ohmic) resistor Ro to the terminal X0.
  • the same voltage is led via the first (ohmic) resistor Ri and via the switch S17 to the inverting input channel of the amplifier 15.
  • the output voltage of the amplifier 15 is led back to its inverting input.
  • the (operational) amplifier 15 becomes a unity gain amplifier 15. That is, the amplifier 15 supplies constant or essentially constant voltage to the first connection point IOX01 and to the terminal X0.
  • the instant disclosure teaches a circuit arrangement wherein the circuit arrangement comprises at least one calibration resistor 52 and wherein the switching network Sxx, Tx provides a fifth switch S11 and wherein the switch S11 is configured to connect the calibration resistor 52 to the current source 25.
  • Parts of the circuits or parts of a method according to the present disclosure may be embodied in hardware, in a software module executed by a processor, or by a cloud computer, or by a combination thereof.
  • the software may include a firmware, a hardware driver run in the operating system, or an application program.
  • the disclosure also relates to a computer program product for performing the operations presented herein. If implemented in software, the functions described may be stored as one or more instructions on a computer-readable medium.
  • RAM random access memory
  • ROM read only memory
  • flash memory EPROM memory
  • EEPROM memory EEPROM memory
  • registers a hard disk, a removable disk, other optical disks, a millipede® device, or any available media that can be accessed by a computer or any other IT equipment and appliance.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Automation & Control Theory (AREA)
  • Analogue/Digital Conversion (AREA)
EP15175814.1A 2015-07-08 2015-07-08 Circuit d'entrée/sortie universel Active EP3115854B1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP15175814.1A EP3115854B1 (fr) 2015-07-08 2015-07-08 Circuit d'entrée/sortie universel
US15/200,968 US10031874B2 (en) 2015-07-08 2016-07-01 Universal input/output circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP15175814.1A EP3115854B1 (fr) 2015-07-08 2015-07-08 Circuit d'entrée/sortie universel

Publications (2)

Publication Number Publication Date
EP3115854A1 true EP3115854A1 (fr) 2017-01-11
EP3115854B1 EP3115854B1 (fr) 2020-08-26

Family

ID=53541535

Family Applications (1)

Application Number Title Priority Date Filing Date
EP15175814.1A Active EP3115854B1 (fr) 2015-07-08 2015-07-08 Circuit d'entrée/sortie universel

Country Status (2)

Country Link
US (1) US10031874B2 (fr)
EP (1) EP3115854B1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112748675A (zh) * 2019-10-16 2021-05-04 重庆禾瑞佳森物联网科技有限责任公司 兼容多类型从机的单片机系统

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017153847A1 (fr) 2016-03-11 2017-09-14 Analog Devices Global Plateforme matérielle configurable servant à des fins de mesure ou de commande
US20180144744A1 (en) * 2016-11-22 2018-05-24 Salesforce.Com, Inc. Controlling a user interface console using speech recognition
US10198939B1 (en) * 2017-10-02 2019-02-05 Siemens Aktiengesellschaft Process automation device
US20190123742A1 (en) * 2017-10-19 2019-04-25 Keith Michael Konheim Multifunction terminals for alarm systems
US11302162B2 (en) 2017-10-19 2022-04-12 Keith Michael Konheim Multifunction terminals for alarm systems
US11165434B2 (en) 2019-03-15 2021-11-02 Analog Devices International Unlimited Company Leakage reduction for multi-function configurable circuit
CN110134627B (zh) * 2019-05-15 2021-09-03 浙江中控技术股份有限公司 Io控制系统

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1500992B1 (fr) 2003-07-21 2005-11-09 Siemens Schweiz AG Dispositif de commande d'appareils de terrain pour une installation technique dans un système d'automatisation de bâtiments
US20110071794A1 (en) * 2009-09-22 2011-03-24 Bronczyk Andrew J Industrial process control transmitter with multiple sensors
US20140047137A1 (en) * 2012-08-09 2014-02-13 Alan Paul Mathason Input/output module for programmable logic controller based systems

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1943112A (zh) * 2005-01-24 2007-04-04 松下电器产业株式会社 接收装置和使用该接收装置的电子设备

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1500992B1 (fr) 2003-07-21 2005-11-09 Siemens Schweiz AG Dispositif de commande d'appareils de terrain pour une installation technique dans un système d'automatisation de bâtiments
US20110071794A1 (en) * 2009-09-22 2011-03-24 Bronczyk Andrew J Industrial process control transmitter with multiple sensors
US20140047137A1 (en) * 2012-08-09 2014-02-13 Alan Paul Mathason Input/output module for programmable logic controller based systems

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112748675A (zh) * 2019-10-16 2021-05-04 重庆禾瑞佳森物联网科技有限责任公司 兼容多类型从机的单片机系统

Also Published As

Publication number Publication date
US10031874B2 (en) 2018-07-24
EP3115854B1 (fr) 2020-08-26
US20170010994A1 (en) 2017-01-12

Similar Documents

Publication Publication Date Title
US10031874B2 (en) Universal input/output circuit
US10983187B2 (en) Measuring bridge arrangement with improved error detection
US8311778B2 (en) Industrial process control transmitter with multiple sensors
JP5667192B2 (ja) リーク電流を検出及び補正するマルチプレクサ
US11460872B2 (en) High voltage measurement system and calibration method
US11193844B2 (en) Sensor with multiple modes or ranges
US7271752B2 (en) Arrangement for the operation of field devices of an administration and maintenance unit of a building
KR101375363B1 (ko) 서미스터를 이용한 온도 측정 장치
US10620075B2 (en) Systems and methods for electrically identifying and compensating individual pressure transducers
JP7440270B2 (ja) センサー装置及びセンサー装置の動作方法
US11280646B2 (en) Method and sensor system with integrated calibration mechanism
RU2677786C1 (ru) Измеритель температуры и способ ее измерения
KR20090011396A (ko) 센서측정회로의 오차보정장치 및 그 방법
JP3075072B2 (ja) 温度変換器
JP2823539B2 (ja) 位置検出装置
CN113108814A (zh) 多通道电阻电路及装置
EP3650868A2 (fr) Systèmes d'amplificateur pour mesurer une large plage de courant
JP5851316B2 (ja) 電圧検出装置
US7528506B2 (en) Circuit arrangement for startup current limitation for electronic modules connected to a module carrier
CN212207489U (zh) 一种宽量程高精度电阻电容测试系统
KR100443583B1 (ko) 온도 검출장치 및 그 방법
JP2015011023A (ja) 温度測定装置
JPS6141918A (ja) フライングキヤパシタ・マルチプレクサ回路用誤差補正装置
JP2002350476A (ja) 電圧検出回路
Slattery et al. PLC evaluation board simplifies design of industrial process-control systems

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN PUBLISHED

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20170619

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20200415

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1306941

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200915

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602015057949

Country of ref document: DE

REG Reference to a national code

Ref country code: CH

Ref legal event code: NV

Representative=s name: SIEMENS SCHWEIZ AG, CH

REG Reference to a national code

Ref country code: SE

Ref legal event code: TRGR

REG Reference to a national code

Ref country code: NL

Ref legal event code: FP

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201228

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201126

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201126

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201127

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1306941

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200826

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201226

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602015057949

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

26N No opposition filed

Effective date: 20210527

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20210708

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20210731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210708

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210708

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210708

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210731

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20220713

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: SE

Payment date: 20220708

Year of fee payment: 8

Ref country code: DE

Payment date: 20220620

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20220721

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 20221013

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20150708

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602015057949

Country of ref document: DE

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: SE

Ref legal event code: EUG

REG Reference to a national code

Ref country code: NL

Ref legal event code: MM

Effective date: 20230801

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230801

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230801

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20240201

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230709

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200826