EP3086626B1 - Circuit de ballast, eclairages et procede de detection d'un signal de commande - Google Patents

Circuit de ballast, eclairages et procede de detection d'un signal de commande Download PDF

Info

Publication number
EP3086626B1
EP3086626B1 EP16166641.7A EP16166641A EP3086626B1 EP 3086626 B1 EP3086626 B1 EP 3086626B1 EP 16166641 A EP16166641 A EP 16166641A EP 3086626 B1 EP3086626 B1 EP 3086626B1
Authority
EP
European Patent Office
Prior art keywords
power factor
factor correction
phase
correction circuit
operating circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP16166641.7A
Other languages
German (de)
English (en)
Other versions
EP3086626A1 (fr
Inventor
Reinhard BÖCKLE
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tridonic GmbH and Co KG
Original Assignee
Tridonic GmbH and Co KG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tridonic GmbH and Co KG filed Critical Tridonic GmbH and Co KG
Publication of EP3086626A1 publication Critical patent/EP3086626A1/fr
Application granted granted Critical
Publication of EP3086626B1 publication Critical patent/EP3086626B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B47/00—Circuit arrangements for operating light sources in general, i.e. where the type of light source is not relevant
    • H05B47/10—Controlling the light source
    • H05B47/175—Controlling the light source by remote control
    • H05B47/185—Controlling the light source by remote control via power line carrier transmission
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/20—Controlling the colour of the light
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/30—Driver circuits
    • H05B45/37—Converter circuits
    • H05B45/3725—Switched mode power supply [SMPS]
    • H05B45/38—Switched mode power supply [SMPS] using boost topology
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/30—Driver circuits
    • H05B45/37—Converter circuits
    • H05B45/3725—Switched mode power supply [SMPS]
    • H05B45/382—Switched mode power supply [SMPS] with galvanic isolation between input and output

Definitions

  • Embodiments of the invention relate to an operating circuit for a luminous means and to a method for detecting a control signal.
  • embodiments of the invention relate to operating circuits and methods in which control signals can be transmitted to the operating circuit in phase slices and / or phase sections of half-waves of a supply voltage.
  • Operating circuits for non-conventional bulbs serve to provide a supply voltage or a supply current for the light source.
  • Examples of such operating circuits are LED converters. Additional functions may be integrated in such operating circuits.
  • the operating circuits may be configured to receive control signals over a supply line. Such control signals can be coded, for example, in phase sections and / or phase sections of half-waves of the supply voltage. By transmitting control signals via supply lines, the installation costs for the operating circuit or the lamp comprising them can be kept low.
  • Operating circuits such as LED converters may include a power factor correction circuit, also referred to in the art as a PFC ("Power Factor Correction") circuit.
  • the power factor correction circuit is used to reduce or eliminate harmonic currents in an input current. Harmonic currents can occur, in particular in the case of non-linear consumers, such as, for example, rectifiers with subsequent smoothing in power supplies, since in such consumers the input current is shifted in phase and distorted in a non-sinusoidal manner despite the sinusoidal input voltage. The occurring higher-frequency harmonics can be counteracted by a power factor correction circuit upstream of the respective device.
  • control signals which are received at a supply input of the operating circuit, for example, by monitoring circuit, which monitors the input signal.
  • monitoring circuit which monitors the input signal.
  • the operating device comprises a switch controlled PFC circuit.
  • the method comprises the steps of a) operation of the gas discharge lamp with a defined mode of operation, b) evaluation of at least one parameter of the PFC circuit and c) regulation of the power provided by the PFC circuit.
  • a power factor correction circuit having an input for receiving an input voltage, an inductor coupled to the input, a switching means coupled to the inductor controllable to selectively charge and discharge the inductor, and a controller.
  • the control device is set up to generate a control signal for controlling the switching means as a function of a parameter value.
  • the control device is set up to determine the parameter value as a function of a sign of a time derivative of the input voltage.
  • Embodiments of the invention is based on the object of specifying improved operating circuits, luminaires and methods, which is set up for receiving control signals via a supply line.
  • Embodiments of the invention are in particular the object of specifying such operating circuits, lights and methods that reduce the circuit complexity for the detection of phase cuts and / or phase sections.
  • an operating device a luminaire and a method with the features specified in the independent claims are provided.
  • the dependent claims define embodiments.
  • an operating circuit has a power factor correction circuit.
  • a power factor correction circuit For detecting phase gates and / or phase sections, an information present in the power factor correction circuit is evaluated. This makes it possible to exploit the fact that the performance of the power factor correction circuit, for example the time-dependent clocked switching of a controllable switch of the power factor correction circuit, depends on whether or not a half-wave of the supply voltage has a phase angle and / or phase portion.
  • the information about the performance of the power factor correction circuit may be provided by a control loop of the power factor correction circuit.
  • a control device of the operating device can evaluate the information, which can be contained, for example, in one or two bits, in order to detect whether or not a half-wave of the supply voltage has a phase angle and / or phase section.
  • the operating circuit may initiate a dimming operation, a color control process or a transmission of status information.
  • an operating circuit for a light source is specified.
  • the operating circuit may be configured for use with a lighting device comprising at least one light emitting diode (LED).
  • the operating circuit comprises an input for receiving a supply voltage, a power factor correction circuit and a control device.
  • the control device is set up to control the operating circuit as a function of control signals which are coded in phase sections and / or phase sections of the supply voltage.
  • the control device is set up to detect a phase angle and / or phase section depending on a behavior of the power factor correction circuit.
  • the power factor correction circuit may include a controllable switch.
  • the control device can be set up to detect the phase angle and / or phase section as a function of a time interval of switching operations of the controllable switch of the power factor correction circuit.
  • the power factor correction circuit may include the topology of a boost converter, a flyback converter, or other converter topology.
  • the controllable switch can be clocked to cause a reduction in total harmonic distortion (THD).
  • the controllable switch may be clocked to store energy in an inductance of the power factor correction circuit and to discharge it from the inductance into a capacitor.
  • the control device can be set up to detect the phase angle and / or phase section as a function of information about a parameter of the power factor correction circuit.
  • the parameter may be dependent on a on- time during which the controllable switch of the power factor correction circuit is switched to an on state. Alternatively or additionally, the parameter may be dependent on a T off time during which the controllable switch of the power factor correction circuit is switched to an on state. Alternatively or additionally, the parameter may be dependent on a switching cycle duration of the controllable switch of the power factor correction circuit. This can be used to detect the phase angle and / or the phase section that the switching on and off of the controllable switch power factor correction circuit to reduce the THD takes place with a timeout that depends on the amount of supply voltage.
  • the power factor correction circuit may be configured to change the parameter at least at a power source correction power supply zero.
  • a control loop of the power factor correction circuit may automatically adjust the parameter depending on the magnitude of the supply voltage.
  • the logical information as to whether the supply voltage is only close to zero for a duration corresponding to a normal zero crossing of the supply voltage, or for a duration near zero, which is prolonged due to the phase angle and / or the phase portion, may be determined by the controller used to detect the control signal.
  • the control device may be configured to detect the phase angle and / or phase section as a function of a duration while the parameter at the zero point of the supply voltage is changed
  • the power factor correction circuit may be configured to increase the on- time if an amount of the supply voltage is less than a voltage threshold.
  • the power factor correction circuit may be configured to increase the on- time using at least one map defining changes in the on- time depending on the current value of the supply voltage.
  • the control device may be configured to detect the phase angle and / or phase section as a function of a duration during which the on time is increased.
  • the control device may be configured to detect the phase angle and / or phase section as a function of at least one state signal of the power factor correction circuit.
  • the at least one status signal may indicate or it may be possible to derive from the at least one status signal whether the duration is less than or greater than a time threshold value.
  • the power factor correction circuit may include a semiconductor integrated circuit for controlling the controllable switch configured to generate the at least one status signal.
  • the at least one state signal may be represented by at least two bits of a memory device of the operating circuit.
  • the at least two bits may be set by the semiconductor integrated circuit of the power factor correction circuit.
  • the control device can be set up to detect for a plurality of half-waves of the supply voltage in each case whether there is a phase section and / or a phase section in order to receive a control signal coded in a binary sequence.
  • the control device can be set up to detect in each case for a plurality of half-waves of the supply voltage depending on the behavior of the power factor correction circuit, to which angle the phase angle and / or phase section corresponds.
  • the control device can be set up to execute a dimming operation as a function of the control signals.
  • the control device may alternatively or additionally be configured to execute a color control depending on the control signals.
  • the control device may alternatively or additionally be set up to start a transmission of status information depending on the control signals.
  • the operating circuit may include a converter connected to the power factor correction circuit.
  • the controller may be configured to control the converter in response to the control signals.
  • the converter can be a DC / DC converter.
  • the converter may have a galvanic isolation.
  • the operating circuit may be an LED converter.
  • a luminaire comprises a luminous means which comprises at least one light-emitting diode, and an operating circuit according to an embodiment which is connected to the lighting means.
  • a system comprises an operating circuit or a light according to an embodiment and a device for generating control signals.
  • the means for generating the control signals may be a dimmer, which may have a manually operable adjustment.
  • the means for generating the control signals may comprise a control unit for brightness and / or color control.
  • the control unit may generate the control signals in response to user input to a user interface and / or automatically.
  • a method for detecting a control signal that is coded in phase sections and / or phase sections of a supply voltage of an operating circuit for a lighting device, wherein the operating circuit comprises a power factor correction circuit.
  • the method comprises detecting a phase angle and / or a phase portion depending on a behavior of the power factor correction circuit.
  • the method comprises controlling the operating circuit depending on the detected phase angle and / or phase portion.
  • the method may be automatically performed by the operating circuit or the light according to an embodiment.
  • the power factor correction circuit may include a controllable switch.
  • the detection of the phase angle and / or of the phase section may be effected in dependence on a time lapse of switching operations of the controllable switch of the power factor correction circuit.
  • the power factor correction circuit may include the topology of a boost converter, a flyback converter, or other converter topology.
  • the controllable switch can be clocked to cause a reduction in total harmonic distortion (THD).
  • the method may include clocking the controllable switch to store energy in an inductor of the power factor correction circuit and to discharge it from the inductor into a capacitor.
  • the detection of the phase angle and / or the phase section may be effected in dependence on information about a parameter of the power factor correction circuit.
  • the parameter may be dependent on a on- time during which the controllable switch of the power factor correction circuit is switched to an on state is.
  • the parameter may be dependent on a T off time during which the controllable switch of the power factor correction circuit is switched to an off state.
  • the parameter may be dependent on a switching cycle duration of the controllable switch of the power factor correction circuit.
  • the power factor correction circuit may change the parameter at least at a power source correction power supply zero.
  • a control loop of the power factor correction circuit may automatically adjust the parameter depending on the magnitude of the supply voltage.
  • the logical information as to whether the supply voltage is only close to zero for a duration corresponding to a normal zero crossing of the supply voltage, or for a duration near zero, which is prolonged due to the phase angle and / or the phase portion, may be used in the method used to detect the control signal.
  • the phase angle and / or phase portion can be detected
  • the power factor correction circuit may increase the on- time if an amount of the supply voltage is less than a voltage threshold.
  • the on- time from the power factor correction circuit may be increased.
  • the phase angle and / or the phase portion can be detected depending on a duration during which the T on time is increased.
  • the phase angle and / or phase section can be detected as a function of at least one state signal of the power factor correction circuit.
  • the at least one status signal may indicate whether the duration is less than or greater than a time threshold.
  • it can be derived from the at least one status signal whether the duration is smaller or larger than a time threshold value.
  • the power factor correction circuit may include an integrated semiconductor circuit for controlling the controllable switch configured to generate the at least one status signal.
  • the at least one state signal may be represented by at least two bits of a memory device of the operating circuit.
  • the at least two bits may be set by the semiconductor integrated circuit of the power factor correction circuit.
  • the method can be detected in each case for a plurality of half-waves of the supply voltage, whether there is a phase section and / or a phase section in order to receive a control signal coded in a binary sequence.
  • the control of the operating circuit may include a dimming operation that depends on the control signal.
  • the controlling of the operating circuit may alternatively or additionally comprise a color control which depends on the control signal.
  • the control of the operating circuit may alternatively or additionally include transmission of status information that depends on the control signal.
  • the operating circuit may include a converter connected to the power factor correction circuit.
  • the converter can be controlled depending on the control signals.
  • the converter may be a DC / DC converter.
  • the converter may have a galvanic isolation.
  • the operating circuit may be an LED converter.
  • the method may include providing an LED current to the light emitting device comprising at least one LED.
  • the method may include generating the control signal.
  • the control signal can be generated by a dimmer, which may have a manually operable adjustment.
  • the control signal can be generated by a control unit for brightness and / or color control.
  • the control unit may generate the control signals in response to user input to a user interface and / or automatically.
  • a phase angle and / or phase portion can be detected depending on logical information that is present in the power factor correction circuit.
  • the complexity of the components of the operating circuit required for the detection of phase cuts and / or phase sections can be kept low.
  • Embodiments are described in the context of transmission of control signals that control an operation circuit to trigger a dimming operation, a color control or a transmission of status information by the operation circuit, the embodiments are not limited to these applications. Embodiments may be used generally when an operating circuit includes a power factor correction circuit and is adapted for transmission of signals via power lines (PLC).
  • PLC power lines
  • FIG. 12 shows a block diagram representation of a system 1 comprising an operating circuit 51 for a lighting means 52.
  • the lighting means 52 may comprise one or more light-emitting diodes (LEDs) 53.
  • the LEDs may include inorganic LEDs and / or organic LEDs.
  • the system 1 may include means 15 for generating control signals.
  • the system 1 comprises a supply source 10.
  • a luminaire 50 which comprises the operating circuit 51, is controlled by the device 12.
  • the device 15 can transmit a control signal, which can be coded analog or digital, via a load line.
  • the device 15 can be set up to generate the Control signal to generate at least one phase angle and / or a phase portion of a half-wave of a supply voltage of the operating circuit 51.
  • the device 15 can serve to control the brightness of the operating circuit 51 and is designed as a dimming device, which comprises an actuatable adjusting element 16.
  • the device 15 can be designed as a control unit for the color and / or brightness control unit.
  • the device 15 may include a user interface for generating control signals in response to an operation of the user interface.
  • the device 15 may alternatively or additionally be set up to automatically generate control signals, for example for brightness control.
  • the mains voltage conductor 11 may be a neutral conductor, while the mains voltage conductor 12 is a phase conductor.
  • the device 15 is connected via a load line 13 to the lamp 50.
  • the luminaire 50 is coupled to the mains voltage conductor 11 and the load line 13 and receives its supply voltage via the load line 13 and the mains voltage conductor 11.
  • the supply voltage of the operating circuit 51 is supplied to this on the one hand the mains voltage conductor 11 and the other via the mains voltage conductor 12, the load conductor 13 and the device 15 coupled therebetween.
  • the device 15 can be connected so that it is connected directly to only one of the mains voltage conductors 1, 12.
  • the luminaire 50 comprises the operating circuit 51 and the luminous means 52.
  • the luminous means 52 may comprise one or more light-emitting diodes (LEDs) 53.
  • the operating circuit 51 may be configured as an LED converter.
  • the light-emitting means 52 can be implemented in various ways, for example by one or more inorganic LEDs, organic LEDs or other light sources. In addition, a combination of the aforementioned types of lamps can be used.
  • the operating circuit 51 can comprise, for example, a power supply unit which comprises a supply voltage supplied to the luminaire for the operation of the lighting means 52 generates a suitable voltage and / or a suitable current.
  • a control device 65 of the operating circuit 51 can convert the control signals in order to control a brightness and / or color of the luminous means 52 in dependence on the control signals. Alternatively or additionally, the controller 65 may implement the control signals to begin transmission of status information by the operating circuit 51.
  • control device 65 is set up to detect, depending on a behavior of a power factor correction circuit 62, whether a half-wave of the supply voltage in each case has a phase angle and / or a phase section.
  • the controller 65 may use logical information of a control loop of the power factor correction circuit 62.
  • the control device 65 can, for example, depending on how a controllable switch 71 of the power factor correction circuit is switched to detect whether a half-wave without phase angle and without phase section is present or whether the respective half-wave has a phase angle and / or a phase portion.
  • the behavior of the power factor correction circuit 62 may provide a variety of logical information indicating whether a phase angle and / or phase portion is present. For example, it can be determined from a time-dependent on T on- time, during which the controllable switch 71 of the power factor correction circuit 62 is switched to an on state, whether a phase angle and / or a phase section is present. Alternatively or additionally, it can be determined from a time-dependent of a T off time, during which the controllable switch 71 of the power factor correction circuit 62 is switched to an off state, whether a phase angle and / or a phase section is present. Alternatively or additionally, it can be determined from a time-dependent switching cycle duration for the controllable switch 71 of the power factor correction circuit 62 whether a phase angle and / or a phase section is present.
  • the variation of the T on time and / or the T off time may be automatically performed by the power factor correction circuit 62 depending on the supply voltage to further reduce the THD.
  • the power factor correction circuit 62 may increase the on- time over a T on threshold value when the magnitude of the supply voltage is greater than a voltage threshold.
  • the power factor correction circuit 62 may, for example, change the on- time and / or the off- time on a map-dependent basis as a function of the supply voltage.
  • the operation circuit 51 may include a rectifier 61, the power factor correction circuit 62, and a DC / DC converter 63.
  • An output driver 64 may be provided in the operating circuit 51 or in the lighting means 52.
  • Power factor correction circuit 62 provides a downstream component output voltage to operating circuit 51, also referred to as bus voltage Vbus. Further voltage conversion and / or dimming functions may be achieved, for example, via the DC / DC converter 63, which may be configured as an LLC resonant converter, and / or the output driver 64.
  • the controller 65 may perform various control functions.
  • the operation circuit 51 will be described with reference to FIG. 2-12 described in more detail. While in FIG. 1 In a schematic representation of an operating circuit in which the power factor correction circuit 11 provides a bus voltage to other components of the operating circuit, the detection of phase slices and / or phase portions according to embodiments can also be used in an isolated power factor correction circuit with a downstream driver stage.
  • FIG. 2 is a circuit diagram of components of the operating circuit 51 according to one embodiment.
  • An AC supply voltage U s for example the mains voltage, can optionally be smoothed and converted by the rectifier 61 into a rectified AC voltage which is present as input voltage U IN at the input of the power factor correction circuit 62.
  • an example of one of the power factor correction circuit 62 with up-converter topology can be any other
  • the input voltage U IN is supplied to an inductance 72 of the power factor correction circuit 62, which may include a coil.
  • a resistor 73 at the input of the power factor correction circuit is also shown schematically.
  • the inductor 72 is connected in series with a diode 74 between the input terminal and an output terminal of the power factor correction circuit 62.
  • a DC voltage V bus is provided which serves to supply a load, for example the DC / DC converter 63 with the lighting means 52 connected on the output side.
  • the controllable switch 71 may be connected via a shunt resistor 75 to ground.
  • the switch 71 is a controllable electronic switch.
  • the switch 71 may be an insulated gate switch.
  • the switch 71 may be formed, for example, as a field effect transistor (FET), in particular as a MOSFET.
  • FET field effect transistor
  • the switch 71 is switched clocked to the on-state and the off-state to decrease the total harmonic distortion (THD).
  • the inductance 72 When the switch 71 is switched on, the inductance 72 is connected to ground via the switch 71, with the diode 74 blocking, so that the inductance 72 is charged and energy is stored in the inductance 72. On the other hand, if the switch 71 is turned off, i. open, the diode 74 is conductive, so that the inductor 72 can discharge via the diode 74 in the output capacitor 76 and the energy stored in the inductor 72 is transferred to the output capacitor 76.
  • the switch 71 may be driven according to a control or regulation loop.
  • a semiconductor integrated circuit 70 or other switch control may be provided separately from the controller 65. It is also possible to combine the function of the switch controller and the controller 65 in a single integrated circuit.
  • the integrated semiconductor circuit 70 can be designed, for example, as an application-specific special circuit (ASIC).
  • ASIC application-specific special circuit
  • the power factor correction is achieved by repeatedly turning on and off the switch 71, wherein the switching frequency for the switch 71 is much greater than the frequency of the rectified input AC voltage U IN .
  • Power factor correction circuit 62 may operate as a boost converter, but may also have a different converter topology.
  • the control of the controllable switch 71 can be done depending on an amount and optionally depending on a sign of the time derivative of the input voltage U IN of the power factor correction circuit.
  • the control of the controllable switch 71 may be such that a T on- time, during which the controllable switch is switched to an on state in a switching cycle, is selectively increased when the amount of the supply voltage U s is less than a voltage Threshold value is.
  • a T off time during which the controllable switch is switched to an off state in a switching cycle and / or a switching cycle duration for the controllable switch 71 may be varied in a manner that is different from the current value of the magnitude of the supply voltage U s depends.
  • An adjustment of the control of the controllable switch 71 to reduce the THD can be performed automatically by a control loop of the power factor correction circuit 62.
  • the input voltage U IN can be monitored via an ohmic voltage divider 81, 82.
  • the bus voltage V bus can also be monitored via a further ohmic voltage divider 83, 84.
  • phase cuts and / or phase sections can be detected.
  • the detection of phase gating and / or phase portions may be done depending on how switching cycles for the controllable switch 71 change while receiving a half wave of the supply voltage.
  • the present in the power factor correction circuit 62 logical information when at least one parameter for the switching behavior of the controllable switch 71 in certain Manner may be used to detect phase slices and / or phase slices.
  • the parameter may be, for example, the on time, which is automatically increased by the integrated semiconductor circuit 70 when the supply voltage U s has a zero point.
  • a change in another parameter can be monitored for the detection of phase cuts and / or phase sections, for example a change in the T off time, the switching cycle duration or the ratio of T on- time to T off time, which of the integrated Semiconductor circuit 70 is made at the time when the supply voltage U s has a zero point or its amount is smaller than the voltage threshold.
  • a switching cycle duration or other parameter describing the behavior of the power factor correction circuit 62 is changed in a half cycle in a manner characteristic of small supply voltage values, it can be determined Whether the respective half-wave has a phase angle and / or a phase section.
  • the duration in which there is an increase in the on- time may be that Duration can be used to detect phase cuts and / or phase sections.
  • a time threshold may be defined to be greater than or equal to the duration for which a half-wave of the supply voltage without phase-in and phase-out is less than the voltage threshold. If the duration in which there is an increase in the T on time is greater than the time threshold value, it can be concluded that there is a phase angle or phase section.
  • a change in the T off time or the switching cycle duration of the controllable switch 71 which are made dependent on the time depending on the amount of the supply voltage, can be used to detect a phase angle and / or phase portion.
  • FIG. 3 illustrates an exemplary change in the operation of a switching cycle of the controllable switch 72 as may be implemented by the power factor correction circuit 62 to reduce the THD. It is in FIG. 3 the performance of the power factor correction circuit shown when no phase angle and no phase section is present.
  • FIG. 3 shows a control signal 91 for switching the controllable switch 71.
  • the control signal 91 can be generated by the semiconductor integrated circuit 70.
  • FIG. 3 also shows the course of an amount of the supply voltage
  • controllable switch 71 can be switched to the on state for a on- time 92, respectively.
  • the controllable switch 71 remains a T off time 96 in the off state before being turned on again.
  • the controllable switch 71 may each be switched to the on -state for a on- time 93 that is greater than the on- time 92.
  • the controllable Switch 71 remains a T off time 97 in the off state before being turned on again.
  • the off- time 97 may be equal to or different than the off- time 96.
  • a first duration 95 in which the T on time has the higher value 93, is determined by how long the magnitude of the supply voltage is less than the voltage threshold.
  • FIG. 4 illustrates an example change in the course of a switching cycle of the controllable switch 72 as derived from the power factor correction circuit 62 for reduction the THD can be implemented. It is in FIG. 4 the behavior of the power factor correction circuit shown when a phase angle is present.
  • FIG. 4 shows a control signal 101 for switching the controllable switch 71.
  • the control signal 101 can be generated by the semiconductor integrated circuit 70.
  • FIG. 4 also shows the course of an amount of the supply voltage
  • the controllable switch 71 may each be switched to the on -state for a on- time 93 which is greater than the on- time 92 for larger amounts the supply voltage. Since a phase gating 106 is present, a second duration 105, in which the T on time has the higher value 93, is longer than the first duration 95, if there is no phase gating and no phase portion.
  • FIG. 5 shows a sequence of half-waves 112-114 of the supply voltage 111.
  • a half-wave 112 has no phase angle and no phase portion.
  • Another half-wave 113 has a phase angle 115.
  • Another half-wave 114 has a phase angle 116.
  • the power factor correction circuit 62 may be configured such that a parameter, eg, the T on time of the controllable switch 71, is changed while the amount of the supply voltage is less than a voltage threshold, ie, the supply voltage is in a range 119.
  • FIG. 5 also shows a logical value L inc which indicates whether there is an increase in the on time each time.
  • L inc indicates whether there is an increase in the on time each time.
  • the T on time is increased in each case during a first duration 95.
  • the T on time is respectively increased during a second duration 105, which is longer than the first duration 95.
  • half-waves without phase angle can be distinguished from half-waves with phase angle.
  • half-waves without phase section of half-waves with phase section can be distinguished.
  • Information about the performance of the power factor correction circuit 62 may be detected in different ways by the controller 65.
  • the power factor correction circuit 62 may receive a signal 121 as shown in FIG FIG. 5 is shown.
  • the signal 121 may be provided by the semiconductor integrated circuit 70 of the power factor correction circuit 62.
  • the signal 121 may have different signal levels to indicate whether the on time is just increased to decrease the THD or not.
  • the signal 121 can be evaluated by the control device 131.
  • a control loop of the power factor correction circuit 62 may also set at least one flag indicating whether an increase in the on time with a first duration 95, as represented by the pulse 122, or an increase in the T on - Time with a second longer duration 105, as represented by the pulses 125, 126, is present.
  • the control device can process this information further.
  • a distinction of half-waves with phase control or phase section of half-waves without phase angle and phase section can not only be made dependent on the change in T on time. For example, such a discrimination may also be made when the T off time or a switching cycle duration by the power factor correction circuit 62 is dependent on the magnitude of the supply voltage
  • FIG. 6 Fig. 12 illustrates in block diagram 130 how operational circuit 50 according to one embodiment may utilize logic information present in a PFC controller to detect phase gating and / or phase portions.
  • a PFC controller 131 may provide a signal 121 that indicates when the on- time or other parameter of the power factor correction circuit 62 is changed to reduce the THD.
  • a detection component 132 can evaluate the signal 121 in order to determine for each half-wave of the supply voltage in each case whether it has a phase angle and / or a phase section. For this purpose, the duration in which the T on time is changed in each case can be compared to a time threshold value which allows a distinction to be made between the first duration 95 and the second duration 105.
  • the PFC control 131 and the detection component 132 may be implemented in different elements of the operation circuit 51.
  • the PFC control 131 may be implemented in the semiconductor integrated circuit 70 of the power factor correction circuit 62.
  • the detection component 132 may be implemented in the controller 65.
  • the PFC control 131 and the detection component 132 may also be combined in only one semiconductor integrated circuit.
  • FIG. 7 Fig. 12 illustrates in block diagram 130 how operational circuit 50 according to one embodiment may utilize logic information present in a PFC controller to detect phase gating and / or phase portions.
  • a PFC controller 131 may set at least one flag that is evaluated by the detection component 132.
  • the operating circuit 51 may include a memory for at least one bit 133, 134 in which the PFC controller 131 may set a flag.
  • the PFC control 131 may set a flag indicating that a half-wave causes the T on- time to increase by the first duration 95 by the power factor correction circuit 62.
  • the PFC controller 131 may alternatively or additionally set a flag indicating that a half-wave causes the T on- time to increase by the second duration 105 by the power factor correction circuit 62 so that a phase angle or phase portion is detected.
  • the error rate can be reduced.
  • the flag or flags may be read by the detection component 132.
  • the PFC control 131 and the detection component 132 may be implemented in different elements of the operating circuit 51.
  • the PFC control 131 may be implemented in the semiconductor integrated circuit 70 of the power factor correction circuit 62.
  • the detection component 132 may be implemented in the controller 65.
  • the PFC control 131 and the detection component 132 may also be combined in only one semiconductor integrated circuit.
  • Embodiments of the invention can be used both when a parameter of the power factor correction circuit, for example the T on time and / or the T off time for the controllable switch 71 is changed stepwise, as well as when the T on time and / or the T off time is continuously changed as a function of the magnitude of the supply voltage.
  • a parameter of the power factor correction circuit for example the T on time and / or the T off time for the controllable switch 71 is changed stepwise, as well as when the T on time and / or the T off time is continuously changed as a function of the magnitude of the supply voltage.
  • a PFC controller 131 is shown, instead of the PFC controller 131, a PFC control can also be used.
  • FIG. 8th FIG. 12 exemplarily shows a step-like variation of the on- time 140 by the power factor correction circuit 62 when the magnitude of the supply voltage falls below a voltage threshold value 141.
  • the logical information as to when or for what duration the T on time is increased in each case can be used by the control device 65 to detect half-waves with a phase angle and / or a phase section.
  • FIG. 9 shows by way of example a steady change of T on- time 145 by the power factor correction circuit 62 as a function of the magnitude of the supply voltage.
  • the duration in which the on- time 145 for a half-wave of the supply voltage falls below the T on- time associated with a voltage threshold 145 may still be used to detect the presence of phase slices and / or phase slices ,
  • FIG. 10 is a flowchart of a method 150.
  • the method 150 may be automatically performed by the operating circuit 51 according to one embodiment.
  • the method 150 may be performed to determine, depending on a behavior of the power factor correction circuit 62, for each of a plurality of half-waves, whether the half-wave has a phase angle and / or phase portion, respectively.
  • a behavior of a power factor correction circuit 62 is detected. Detecting the behavior may include evaluating a signal 121 indicating when each parameter of the power factor correction circuit 62 is selectively changed depending on the magnitude of the supply voltage. Detecting the behavior may include evaluating at least one flag set by the power factor correction circuit 62.
  • step 152 it may be determined whether the performance of the power factor correction circuit 62 is for a half-wave having a phase angle and / or phase portion is characteristic. For example, a duration in which the on time, the off time, or another parameter for reducing the THD is reduced may be compared to a time threshold.
  • the transmitted control signal may be selectively decoded from the phase gating and / or phase section if there is a half-wave with phase gating and / or phase portion.
  • the process may return to step 151.
  • FIG. 11 illustrates how the operating circuit 51 can evaluate phase sections to decode a control signal.
  • a voltage applied to the operating circuit 51 of the lamp supply voltage 160 has a plurality of half-waves 161-168.
  • the half-waves have phase sections.
  • the phase sections are generated by the device 14 such that a logical "0" or a logical "1" can be coded, for example, by the presence or absence of a phase section in the case of a half-wave.
  • a first half-wave 161 of the series of half-waves may have a phase section 171.
  • a start bit of a data packet can be coded.
  • At least one half wave 168 of the series of half waves may include a phase portion 178 to indicate the end of the data packet.
  • phase portions may be selectively generated to transmit a dimming value, a color value or another bit sequence.
  • phase sections 172, 173, 174, and 176 of the half-waves 162, 163, 164, and 166 one bit value, e.g. a logical "1", to be encoded.
  • a different bit value e.g. a logical "0" to be encoded.
  • Other embodiments are possible.
  • a target value for a brightness or a color that is to be approached in a crossfade operation by the operating device instead of a target value for a brightness or a color that is to be approached in a crossfade operation by the operating device, only information about it in the data packet is transmitted as to whether a brightness value, a color value or another manipulated variable should be incremented or decremented.
  • the evaluation circuit which monitors the received supply voltage for the presence of phase gates and / or phase sections, is implemented in the operating circuit 51 such that information about the behavior of the power factor correction circuit 62 is used to indicate the presence or absence of phase gating and / or phase portions, respectively.
  • the operating circuit 51 may detect the start of a data packet based on at least one phase gating or phase portion.
  • the operating circuit 51 can determine the control command transmitted with the data packet, for example a target value of a manipulated variable.
  • the operating circuit 51 sets the control command, for example, by approaching the target value of the manipulated variable with a transition time. If an instruction for incrementing or decrementing the manipulated variable, which is coded in a series of phase sections and / or phase sections, is transmitted with the data packet, the operating circuit 51 can likewise perform a corresponding crossfading procedure.
  • the operating circuit 51 may transmit status information concerning the operating circuit 51 or the lighting means 52 in response to a control signal encoded in a sequence of phase slices and / or phase slices.
  • phase sections or phase cuts can be generated both for half-waves with a positive sign and half-waves with a negative sign in the transmission of the data packet.
  • phase sections or phase cuts may be selectively generated only for halfwaves with a sign.
  • control signals need not be encoded in a sequence of phase sections or phase slices.
  • a manipulated variable or a change of a manipulated variable may, for example, also be coded in a length of a phase angle or phase section which is determined by the operating circuit as described above.
  • the operating circuit 51 and the lighting means 52 may have different configurations.
  • a luminaire 50 that includes the operating circuit 51 according to an embodiment may be configured as an LED lamp.
  • the LED lamp may include a socket 161 and a translucent material 162.
  • the translucent material 162 may at least partially surround the illuminant 52.
  • controller 65 may be performed by a plurality of separate circuits.
  • on- time is varied depending on an amount of the supply voltage
  • changes in other parameters of the power factor correction circuit depending on an amount of the supply voltage may also be used to detect phase cuts and / or phase portions.
  • the off- time, a quotient of on- time and off- time or a switching cycle duration of the controllable switch 71 are exemplary of such parameters.
  • the embodiments may also include other power factor correction circuit topologies.
  • the power factor correction circuit may be designed as a flyback converter.
  • Methods and devices according to embodiments can be used in operating devices for lighting, for example in an LED converter.

Landscapes

  • Rectifiers (AREA)
  • Dc-Dc Converters (AREA)

Claims (16)

  1. Circuit opérationnel pour un moyen d'éclairage (52), comprenant
    une entrée (60) pour la réception d'une tension d'alimentation (111 ; 160),
    un circuit de correction de facteur de puissance (62) et
    un dispositif de commande (65) qui est agencé pour commander le circuit opérationnel (51) en fonction de signaux de commande qui sont codés en découpages de début de phase (115, 116) et/ou découpages de fin de phase (171, 172, 176, 178) de la tension d'alimentation (111 ; 160),
    caractérisé en ce que
    le dispositif de commande (65) est agencé pour détecter un découpage de début de phase (115, 116) et/ou découpage de fin de phase (171, 172, 176, 178) en fonction d'un comportement du circuit de correction de facteur de puissance (62).
  2. Circuit opérationnel selon la revendication 1,
    le circuit de correction de facteur de puissance (62) comprenant un commutateur (71) commandé, et
    le dispositif de commande (65) étant agencé pour détecter le découpage de début de phase (115, 116) et/ou découpage de fin de phase (171, 172, 176, 178) en fonction d'un temps écoulé de processus de commutation du commutateur (71) du circuit de correction de facteur de puissance (62).
  3. Circuit opérationnel selon la revendication 2,
    le dispositif de commande (65) étant agencé pour détecter le découpage de début de phase (115, 116) et/ou découpage de fin de phase (171, 172, 176, 178) en fonction d'une information sur un paramètre du circuit de correction de facteur de puissance (62), le paramètre étant fonction
    d'un temps Ton (92, 93) pendant lequel le commutateur (71) commandé du circuit de correction de facteur de puissance (62) est commuté dans un état en circuit,
    d'un temps Toff (96, 97) pendant lequel le commutateur (71) commandé du circuit de correction de facteur de puissance (62) est commuté dans un état hors circuit, ou
    d'une durée de cycle de commutation (98, 99) du commutateur (71) commandé du circuit de correction de facteur de puissance (62).
  4. Circuit opérationnel selon la revendication 3,
    le circuit de correction de facteur de puissance (62) étant agencé pour modifier le paramètre au moins dans le cas d'un zéro de la tension d'alimentation (111 ; 160) pour la correction du facteur de puissance.
  5. Circuit opérationnel selon la revendication 4,
    le dispositif de commande (65) étant agencé pour détecter le découpage de début de phase (115, 116) et/ou découpage de fin de phase (171, 172, 176, 178) en fonction d'une durée (95, 105) pendant laquelle le paramètre est modifié pour le zéro de la tension d'alimentation (111 ; 160).
  6. Circuit opérationnel selon l'une des revendications 3 ou 4,
    le circuit de correction de facteur de puissance (62) étant agencé pour augmenter le temps Ton (92, 93) quand un montant de la tension d'alimentation (111 ; 160) est plus petit qu'une valeur de seuil de tension (141), et
    le dispositif de commande (65) étant agencé pour détecter le découpage de début de phase (115, 116) et/ou découpage de fin de phase (171, 172, 176, 178) en fonction d'une durée (95, 105) pendant laquelle le temps Ton est augmentée.
  7. Circuit opérationnel selon la revendication 5 ou la revendication 6,
    le dispositif de commande (65) étant agencé pour détecter le découpage de début de phase (115, 116) et/ou découpage de fin de phase (171, 172, 176, 178) en fonction d'au moins d'un signal d'état (121) du circuit de correction de facteur de puissance (62), le signal d'état (121) au moins au nombre de un indiquant si la durée (95, 105) est plus grande ou plus petite qu'une valeur de seuil de temps, ou cela pouvant être déduit à partir du signal d'état au moins au nombre de un.
  8. Circuit opérationnel selon la revendication 7,
    le circuit de correction de facteur de puissance (62) comprenant un circuit à semi-conducteurs (70) intégré, destiné à commander le commutateur (71) commandé, qui est agencé pour produire au moins un signal d'état (121).
  9. Circuit opérationnel selon la revendication 7 ou la revendication 8,
    le signal d'état au moins au nombre de un étant représenté par au moins deux bits d'un dispositif de mémoire (133, 134) du circuit opérationnel (51).
  10. Circuit opérationnel selon l'une des revendications précédentes,
    le dispositif de commande (65) étant agencé pour détecter respectivement, pour une pluralité de demi-ondes (112-114 ; 161-168) de la tension d'alimentation (111 ; 160), si un découpage de fin de phase (171, 172, 176, 178) et/ou un découpage de fin de phase (171, 172, 176, 178) est présent pour recevoir un signal de commande codé dans une chaîne de bits.
  11. Circuit opérationnel selon l'une des revendications précédentes,
    le dispositif de commande (65) étant agencé pour, en fonction des signaux de commande, exécuter un processus qui est choisi dans un groupe composé de :
    un processus de gradation,
    une commande de couleur et
    une transmission d'information de statut.
  12. Circuit opérationnel selon la revendication 11, comprenant un transformateur (63) raccordé au circuit de correction de facteur de puissance (62),
    le dispositif de commande (65) étant agencé pour commander le transformateur (63) en fonction des signaux de commande.
  13. Circuit opérationnel selon l'une des revendications précédentes,
    le circuit opérationnel (51) étant un convertisseur LED.
  14. Lampe, comprenant
    un moyen d'éclairage (52) qui comprend au moins une diode lumineuse (53), et
    un circuit opérationnel selon l'une des revendications précédentes qui est raccordé au moyen d'éclairage (52).
  15. Procédé de détection d'un signal de commande qui est codé en découpages de début de phase (115, 116) (115, 116) et/ou découpages de fin de phase (171, 172, 176, 178) d'une tension d'alimentation (111 ; 160) d'un circuit opérationnel (51) pour un moyen d'éclairage (52), le circuit opérationnel (51) comprenant un circuit de correction de facteur de puissance (62), le procédé comprenant :
    la commande du circuit opérationnel (51) en fonction d'un découpage de début de phase (115, 116) et/ou découpage de fin de phase (171, 172, 176, 178) détecté,
    caractérisé en ce que
    le procédé comprend en outre l'étape de détection d'un découpage de début de phase (115, 116) et/ou d'un découpage de fin de phase (171, 172, 176, 178) en fonction d'un comportement du circuit de correction de facteur de puissance (62).
  16. Procédé selon la revendication 15,
    qui est réalisé par le circuit opérationnel (51) selon l'une des revendications 1 à 13 ou par la lampe (50) selon la revendication 14.
EP16166641.7A 2015-04-23 2016-04-22 Circuit de ballast, eclairages et procede de detection d'un signal de commande Active EP3086626B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE102015207433.1A DE102015207433A1 (de) 2015-04-23 2015-04-23 Betriebsschaltung, Leuchte und Verfahren zum Erfassen eines Steuersignals

Publications (2)

Publication Number Publication Date
EP3086626A1 EP3086626A1 (fr) 2016-10-26
EP3086626B1 true EP3086626B1 (fr) 2017-11-15

Family

ID=55808454

Family Applications (1)

Application Number Title Priority Date Filing Date
EP16166641.7A Active EP3086626B1 (fr) 2015-04-23 2016-04-22 Circuit de ballast, eclairages et procede de detection d'un signal de commande

Country Status (3)

Country Link
EP (1) EP3086626B1 (fr)
AT (1) AT16413U1 (fr)
DE (1) DE102015207433A1 (fr)

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1271799A1 (fr) * 2001-06-28 2003-01-02 "VLAAMSE INSTELLING VOOR TECHNOLOGISCH ONDERZOEK", afgekort "V.I.T.O." Procédé et dispositif de commande de charges pour distribution de puissance électrique
JP5128279B2 (ja) * 2004-07-21 2013-01-23 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 色調整可能なランプ
DE102008027029A1 (de) * 2008-06-06 2009-12-10 Tridonicatco Gmbh & Co. Kg Lampentyperkennung durch Leistungsfaktorkorrekturschaltung
US8698421B2 (en) * 2010-04-30 2014-04-15 Infineon Technologies Austria Ag Dimmable LED power supply with power factor control
DE102012014308A1 (de) * 2012-04-13 2013-10-17 Tridonic Gmbh & Co. Kg Betriebsgerät für ein Leuchtmittel und Verfahren zum Betreiben eines Betriebsgeräts
DE102012011755A1 (de) * 2012-06-12 2013-12-12 Tridonic Gmbh & Co. Kg Leistungsfaktorkorrekturschaltung, Betriebsgerät für ein Leuchtmittel und Verfahren zum Steuern einer Leistungsfaktorkorrekturschaltung
WO2014176617A2 (fr) * 2013-04-30 2014-11-06 Tridonic Gmbh & Co Kg Appareil de fonctionnement pour un moyen d'éclairage, appareil de programmation et procédé permettant de configurer un appareil de fonctionnement
DE102013215652A1 (de) * 2013-08-08 2015-02-12 Tridonic Gmbh & Co Kg Vorrichtung und Verfahren zur indirekten Bestimmung einer elektrischen Versorgung
DE102013219153B4 (de) * 2013-09-24 2024-05-16 Tridonic Gmbh & Co Kg Treibermodul mit sekundärseitiger Erkennung einer primärseitigen elektrischen Versorgung

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
DE102015207433A1 (de) 2016-11-10
EP3086626A1 (fr) 2016-10-26
AT16413U1 (de) 2019-08-15

Similar Documents

Publication Publication Date Title
DE102012007478B4 (de) Wandler für ein Leuchtmittel, LED-Konverter und Verfahren zum Betreiben eines Wandlers
EP2842390B1 (fr) Appareil et methode pour alimenter un source de lumiere
EP2596686B1 (fr) Lampe à diode électroluminescente (del) à intensité lumineuse réglable
EP3350911B1 (fr) Module pfc pour fonctionnement en mode de conduction discontinu
DE102012011755A1 (de) Leistungsfaktorkorrekturschaltung, Betriebsgerät für ein Leuchtmittel und Verfahren zum Steuern einer Leistungsfaktorkorrekturschaltung
EP3235346B1 (fr) Circuit d'alimentation, appareillage d'alimentation, système d'éclairage et procédé permettant de faire fonctionner au moins une diode électroluminescente
EP3031299B1 (fr) Section de moyens d'éclairage à del à intensité variable
EP3086626B1 (fr) Circuit de ballast, eclairages et procede de detection d'un signal de commande
DE102012010691B4 (de) Leistungsfaktorkorrekturschaltung, Betriebsgerät für ein Leuchtmittel und Verfahren zum Steuern einer Leistungsfaktorkorrekturschaltung
EP3123828B1 (fr) Appareil de service d'éléments luminescents pour le transfert d'informations
EP3533291B1 (fr) Convertisseur abaisseur pour une diode électroluminescente
AT15988U1 (de) Betriebsschaltung zur Versorgung eines Leuchtmittels, LED-Konverter, System und Verfahren zum Betreiben einer Betriebsschaltung
AT15534U1 (de) Betriebsschaltung für LEDs
EP3069436B1 (fr) Circuit de correction du facteur de puissance, appareil de commande d'un moyen d'éclairage et procédé de commande d'un circuit de correction du facteur de puissance
DE102013223220A1 (de) Betriebsschaltung für ein Leuchtmittel und Verfahren zum Betreiben eines Leuchtmittels
DE102014215835A1 (de) Primärseitig gesteuerter Konstantstrom-Konverter für Beleuchtungseinrichtungen
AT16546U1 (de) Pulsweitenmodulierte Ansteuerung einer getakteten Schaltung mit einstellbarer Leistungsübertragung
AT14043U1 (de) Dimmbare LED-Leuchtmittelstrecke
DE102013222892B4 (de) LED-Konverter und Verfahren zum Steuern einer Wandlerschaltung eines LED-Konverters
AT14345U1 (de) Betriebsgerät für Leuchtmittel zur Übertragung von Informationen
AT17617U1 (de) Schaltungsanordnung zum Betreiben von Leuchtmitteln
DE102015203921A1 (de) Vorrichtung, System und Verfahren zum Erzeugen von Steuersignalen
AT14636U1 (de) Leistungsfaktorkorrekturschaltung, Betriebsgerät für ein Leuchtmittel und Verfahren zum Steuern einer Leistungsfaktorkorrekturschaltung
DE102013213019A1 (de) Ansteuerung von Leuchtmitteln mittels definierter Manipulation der Versorgungsspannung
AT15250U1 (de) Konverter-Modul für ein Phasendimmen von LEDs

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 502016000260

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H05B0037020000

Ipc: H05B0033080000

17P Request for examination filed

Effective date: 20170424

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

RIC1 Information provided on ipc code assigned before grant

Ipc: H05B 37/02 20060101ALI20170518BHEP

Ipc: H05B 33/08 20060101AFI20170518BHEP

INTG Intention to grant announced

Effective date: 20170607

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

Ref country code: AT

Ref legal event code: REF

Ref document number: 947479

Country of ref document: AT

Kind code of ref document: T

Effective date: 20171115

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: GERMAN

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 502016000260

Country of ref document: DE

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20171115

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 3

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180215

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180216

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180215

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 502016000260

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

26N No opposition filed

Effective date: 20180817

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20180430

Ref country code: DE

Ref legal event code: R084

Ref document number: 502016000260

Country of ref document: DE

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180422

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180430

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20180422

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 502016000260

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H05B0033080000

Ipc: H05B0045000000

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190430

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190430

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20160422

Ref country code: MK

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171115

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20171115

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180315

REG Reference to a national code

Ref country code: AT

Ref legal event code: MM01

Ref document number: 947479

Country of ref document: AT

Kind code of ref document: T

Effective date: 20210422

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20220427

Year of fee payment: 7

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210422

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230530

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20230427

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20230418

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230430