EP2994412B1 - A microelectromechanical device and a method of manufacturing - Google Patents

A microelectromechanical device and a method of manufacturing Download PDF

Info

Publication number
EP2994412B1
EP2994412B1 EP14732382.8A EP14732382A EP2994412B1 EP 2994412 B1 EP2994412 B1 EP 2994412B1 EP 14732382 A EP14732382 A EP 14732382A EP 2994412 B1 EP2994412 B1 EP 2994412B1
Authority
EP
European Patent Office
Prior art keywords
microelectromechanical
die
wafer
layer
electrical distribution
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP14732382.8A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP2994412A2 (en
Inventor
Heikki Kuisma
Sami Nurmi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Murata Manufacturing Co Ltd
Original Assignee
Murata Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Murata Manufacturing Co Ltd filed Critical Murata Manufacturing Co Ltd
Publication of EP2994412A2 publication Critical patent/EP2994412A2/en
Application granted granted Critical
Publication of EP2994412B1 publication Critical patent/EP2994412B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
    • B81B7/0032—Packages or encapsulation
    • B81B7/007—Interconnections between the MEMS and external electrical signals
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
    • B81B7/0032—Packages or encapsulation
    • B81B7/0045—Packages or encapsulation for reducing stress inside of the package structure
    • B81B7/0048—Packages or encapsulation for reducing stress inside of the package structure between the MEMS die and the substrate
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
    • B81B7/02—Microstructural systems; Auxiliary parts of microstructural devices or systems containing distinct electrical or optical devices of particular relevance for their function, e.g. microelectro-mechanical systems [MEMS]
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01L—MEASURING FORCE, STRESS, TORQUE, WORK, MECHANICAL POWER, MECHANICAL EFFICIENCY, OR FLUID PRESSURE
    • G01L7/00—Measuring the steady or quasi-steady pressure of a fluid or a fluent solid material by mechanical or fluid pressure-sensitive elements
    • G01L7/02—Measuring the steady or quasi-steady pressure of a fluid or a fluent solid material by mechanical or fluid pressure-sensitive elements in the form of elastically-deformable gauges
    • G01L7/08—Measuring the steady or quasi-steady pressure of a fluid or a fluent solid material by mechanical or fluid pressure-sensitive elements in the form of elastically-deformable gauges of the flexible-diaphragm type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B2207/00—Microstructural systems or auxiliary parts thereof
    • B81B2207/09—Packages
    • B81B2207/091—Arrangements for connecting external electrical signals to mechanical structures inside the package
    • B81B2207/098—Arrangements not provided for in groups B81B2207/092 - B81B2207/097
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/24137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/146—Mixed devices
    • H01L2924/1461—MEMS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect

Definitions

  • the present invention relates to microelectromechanical devices and to a method of manufacturing a microelectromechanical device.
  • MEMS devices can be defined as micro-scale mechanical and electro-mechanical systems where at least some elements have some sort of mechanical functionality. Since MEMS devices can be created with the same tools used to create integrated circuits, micromachines and microelectronic elements can be fabricated on a piece of silicon to enable various types of devices.
  • microelectromechanical devices are very small, the components typically range in size from tens of micrometers to some millimeters. This means that mechanical deformations, displacements or deflections detected in the microelectromechanical devices are also small, and thereby vulnerable to external disturbances. This imposes many challenges to the design.
  • a die that comprises a microelectromechanical element and at least one more die that comprises electronics associated to the microelectromechanical element are typically encapsulated into a package.
  • the height of the package is becoming a bottleneck for microelectromechanical devices, which are typically stacked with an integrated circuit die on a carrier and then over-molded. In this traditional way the height has in best examples been in the order of 0.8 mm. However, decreasing it further does not seem to be possible due to problems in handling of very thin dies, wire bonding loop height, thickness of the adhesive layers and thickness of the carrier.
  • Document US2011/0088936 A1 discloses an electronic assembly that includes two parallel electrical components. In the assembly, contact points of one electronic component are led through an insulating layer to an electrically conductive layer.
  • the object of the present invention is to provide a package structure that enables application of microelectromechanical devices in smaller packages.
  • the objects of the present invention are achieved with a microelectromechanical device and a method of manufacturing a microelectromechanical device according to the characterizing portions of the independent claims.
  • the claimed invention defines a microelectromechanical device that comprises a wafer plate, a group of one or more wafer connector elements, and an electrical distribution layer between the wafer plate and the one or more wafer connector elements.
  • the wafer plate comprises at least two dies and bonding material that bonds circumferentially the at least two dies alongside each other to the longitudinal extent of the wafer plate, wherein at least one of the dies is a microelectromechanical die.
  • the electrical distribution layer covers the wafer plate and includes at least one layer of dielectric material and at least one layer of conductive material, wherein the layer of conductive material is patterned within the layer of dielectric material for electrical interconnection of the dies and the wafer connector elements.
  • the electrical distribution layer has a first part that covers the at least one microelectromechanical die and regions of bonding material between the microelectromechanical die and edges of the wafer plate adjacent to the micromechanical die. All of the one or more wafer connector elements are positioned only on the electrical distribution layer in positions outside the first part.
  • the invention is also directed toward a method of manufacturing such mechanical device, as disclosed in independent claim 6.
  • FIG. 1 illustrates a side view of an embodiment of a microelectromechanical (MEMS) device 100 according to the present invention.
  • a MEMS device of Figure 1 comprises a wafer plate 102, planar object whose length along the plate is greater than the thickness of the plate.
  • the wafer plate 102 comprises at least one MEMS die 104 that comprises a mechanically deforming element and an electrical transducer that in response to deformations of the deforming element creates an electrical output signal for further processing in the MEMS device.
  • Die structures may be produced in large batches on a single wafer through various processes, and the wafer may be diced into many pieces, each containing a copy of the structure. A piece of semiconducting material with a defined structure, diced off the wafer is called herein a die.
  • the MEMS die 104 may comprise electrical input and output terminals 116 through which electrical signals are input from and output to the MEMS die.
  • the wafer plate 102 comprises at least one other die, which may be an integrated circuit (IC) die 106 that includes measurement circuitry for the signal output from the MEMS die 104. Also the IC die 106 may comprise electrical input and output terminals 118 through which electrical signals are input from and output to the IC die.
  • the dies 104, 106 are bonded alongside each other to the longitudinal extent of the wafer plate with bonding material 108. The dies 104, 106 and the bonding material 108 thus form a planar layer of the wafer plate 102.
  • the electrical distribution layer 110 includes a layer of dielectric material 112 and a layer of conductive material 115, wherein the layer of conductive material is patterned into the layer of dielectric material to selectively interconnect electrical input terminals 116, 118 of the MEMS die 104 and the IC die 106.
  • the dielectric layer 112 may be of a polymer dielectric material, and the conductive layer may be a deposited film of metal, for example, copper. It is noted that the electrical distribution layer structure of Figure 1 is exemplary only. Other selectively layer configurations formed of dielectric and conductive materials may be applied within the scope.
  • the surface of the wafer plate 102 in the side of the electrical distribution layer 110 is the top surface
  • the surface of the wafer plate 102 in the other side is the bottom surface.
  • the MEMS die 104 and the IC die 106 are positioned to extend along the top surface of the wafer plate 102 abreast of each other such that their longest dimensions extend parallelly in the direction of the top surface. Due to this, their shortest dimensions extend to the thickness of the wafer plate 102.
  • the wafer plate profile is thus very thin, which enables provision of thinner MEMS devices than before.
  • the MEMS device comprises also a group of one or more wafer connection elements 114 that connect through the conductive material paths of the electrical distribution layer 110 to the dies 104, 106 within the wafer plate 102.
  • the wafer connection elements may be, for example, solder bumps, metal coated polymer core spheres, copper pillars, land pads, or any other elements used for connecting an electrical device to a printed wiring board, all of which are well known to a person skilled in the art.
  • Wafer level packaging (WLP) of integrated circuits has rapidly become a major technology for packaging relatively small and low IO-count circuits.
  • the technology comprises deposition of polymer insulation layers, copper conductor tracks and solder balls directly on the silicon circuit so that any other traditional packaging steps, like die attach, wire bonding and plastic over-molding are no longer needed and the device can, after dicing of the wafer, be directly soldered to a printed wiring board in a standard reflow soldering process.
  • WLP fan-out wafer level packaging
  • known good (tested) dies are embedded in plastic molding material as a two-dimensional array to constitute a reconstructed wafer.
  • the dies are bound by the plastic material and are located in a regular array with wider die-spacing than on the original wafer.
  • similar deposition of dielectric films, copper films and solder bumps can be done as in standard WLP-technology.
  • multi-die devices can be built based on FO-WLP by having a group of dies with surrounding and binding plastic material to form a new multi-die device.
  • Stacking of dies on the WLP-wafer or FO-WLP wafer has been previously proposed to increase the complexity of the multi-die device.
  • the new configuration of dies in a multi-die device is applied to achieve significantly reduced MEMS device thicknesses. MEMS device thicknesses of the order of 0,4 mm have been achieved now.
  • Figure 2 shows a top view to the MEMS device illustrated in Figure 1 .
  • the dimensions are very small, the components typically range in size from tens of micrometers to some millimeters. This imposes many challenges to the design.
  • the detected diaphragm displacements due to pressure change can be nanometers of less. This means that signals generated by the displacements are very small, and measurements are quite vulnerable to external disturbances. Such disturbances may occur, for example, when the microelectromechanical element is connected with the wafer connector elements to a printed wiring board.
  • the board may have a structure that slightly bends due to thermal expansion when temperature changes, or the board may be subjected to external forces that bend it. The effect of this bending to the operation of the MEMS dice may be high, especially when the MEMS device is very slim.
  • Figure 2 illustrates a configuration where effect of external bending stresses are minimized by specific positioning of the wafer connector elements. In plane view, only the top surface of the electrical distribution layer and the wafer connector elements would be visible. Figure 2 illustrates, however, also as blocks the MEMS die 204 and the IC die 206 that are underneath the surface and are covered by the electrical distribution layer.
  • the electrical distribution layer has a first part 220 that covers the MEMS die 204 and regions of bonding material between the MEMS die 204 and adjacent edges 222, 224, 226 of the wafer plate.
  • Adjacent edges 222, 224, 226 refer herein to each edge of the wafer plate that in the top view of Figure 2 circumscribes the MEMS die such that in a plane through the thickness of the wafer plate, only bonding material exists between the circumference of the MEMS die and the edge. In other words, there is no other die (like the IC die 206) between the adjacent edges 222, 224, 226 of the wafer plate and the MEMS die.
  • the group of one or more wafer connector elements 214 are positioned on the electrical distribution layer in positions outside the first part 220.
  • Figure 3 shows the MEMS die 304, the IC die 306, bonding material regions 308, the electrical distribution layer 310 and the wafer connector elements 314 described in more detail with Figure 1 .
  • Figure 3 also illustrates the extent of the first part 320 of the electrical distribution layer 310.
  • FIGS 4 and 5 illustrate a further embodiment, where mechanical stresses caused by such thermal expansion mismatch is reduced by removing a layer of the bonding material from the bottom surface, i.e. the surface of the wafer plate that is opposite to the surface covered by the electrical distribution layer.
  • Figures 4 and 5 shows the MEMS die 404, 504 the IC die 406, 506 bonding material regions 408, 508 the electrical distribution layer 410, 510 and the wafer connector elements 414, 514 described in more detail with Figure 1 .
  • the bonding material 408 is completely removed from areas below the MEMS die 404, 504.
  • Figure 4 illustrates a configuration where the MEMS die 404 is thicker than the IC die 406, and the bonding material 408 is completely removed from areas below the MEMS die 404. The bonding material surrounds both of the dies, and covers the IC die 406.
  • Figure 5 illustrates a configuration where the MEMS die 504 and the IC die 506 are equally thick, and the bonding material 508 is completely removed from areas below both of the dies 504, 506. The bonding material 508 surrounds both of the dies.
  • This claimed configuration may be advantageously applied in a variety of different MEMS devices that are susceptible to mechanical stress, including sensors like accelerometers, angular rate sensors, pressure sensors and microphones.
  • the microelectromechanical die includes a structure that deforms according to the sensed phenomenon.
  • the claimed configuration may also be used in other MEMS devices that are susceptible to mechanical stress, like MEMS resonators used as timing devices where the microelectromechanical die includes a structure that deforms accurately in a specific applied resonance frequency.
  • the claimed configuration may also be used in RF-MEMS components like switches, variable capacitors and band pass filters.
  • a microelectromechanical pressure sensor that comprises a pressure sensor structure.
  • Pressure is a physical quantity that corresponds to the ratio of force acting on a surface to the area of the surface.
  • prior art packaged pressure sensors tend to be large in size compared to typical die dimensions.
  • the greater difficulty in packaging pressure sensors is the need to provide an open surface of a die to interact with the applied pressure, contrary to e.g. an accelerometer that can be completely enclosed by the package material.
  • a device that can be used as a gauge to measure the pressure is a pressure sensor.
  • Figure 6 illustrates an exemplary structure of a microelectromechanical device for sensing of pressure.
  • FIG. 6 shows the MEMS die 604, the IC die 606, bonding material regions 608, the electrical distribution layer 610 and the wafer connector elements 614 described in more detail with Figure 1 .
  • a microelectromechanical pressure sensor die typically comprises a thin diaphragm that extends over a gap that provides a volume in a reference pressure.
  • the gap may be evacuated to contain only small amounts of residual gases, but it can also be filled with a selected gas or other volatile material at a selected reference pressure.
  • the diaphragm deforms due to difference between the reference pressure and an ambient pressure surrounding the sensor.
  • the diaphragm displacement may be translated to an electrical signal with capacitive or piezoresistive sensing.
  • the MEMS die 604 of Figures illustrates a pressure sensor that comprises a body structure formed by a planar base 620 and side walls 622. They form a hollow that is hermetically sealed by a diaphragm plate 624 that extends on the side walls.
  • the planar base 620, the side walls 622 and the diaphragm plate 624 are attached to each other to form a hermetically closed gap 628 that provides a volume in a reference pressure.
  • an opening 626 in the electrical distribution layer 610 extends over the diaphragm.
  • a further dielectric layer may be deposited over any exposed layers of conductive material of the electrical distribution layer.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Micromachines (AREA)
  • Pressure Sensors (AREA)
  • Mechanical Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Analytical Chemistry (AREA)
EP14732382.8A 2013-05-10 2014-05-08 A microelectromechanical device and a method of manufacturing Active EP2994412B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI20135488A FI125959B (sv) 2013-05-10 2013-05-10 En mikroelektromekaniska anordning och en metod för tillverkning av en mikroelektromekanisk anordning
PCT/IB2014/061283 WO2014181275A2 (en) 2013-05-10 2014-05-08 A microelectromechanical device and a method of manufacturing

Publications (2)

Publication Number Publication Date
EP2994412A2 EP2994412A2 (en) 2016-03-16
EP2994412B1 true EP2994412B1 (en) 2020-02-05

Family

ID=50981591

Family Applications (1)

Application Number Title Priority Date Filing Date
EP14732382.8A Active EP2994412B1 (en) 2013-05-10 2014-05-08 A microelectromechanical device and a method of manufacturing

Country Status (8)

Country Link
US (1) US9663352B2 (sv)
EP (1) EP2994412B1 (sv)
JP (1) JP6128279B2 (sv)
KR (1) KR101753087B1 (sv)
CN (1) CN105189337B (sv)
FI (1) FI125959B (sv)
TW (2) TW201815661A (sv)
WO (1) WO2014181275A2 (sv)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FI125958B (sv) * 2013-05-10 2016-04-29 Murata Manufacturing Co Förbättrad tryggmätdosa
FI125960B (sv) * 2013-05-28 2016-04-29 Murata Manufacturing Co Förbättrad tryckmätdosa
CN110915318A (zh) * 2017-07-20 2020-03-24 三井化学东赛璐株式会社 电子装置的制造方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4418207C1 (de) 1994-05-25 1995-06-22 Siemens Ag Thermischer Sensor/Aktuator in Halbleitermaterial
CN1437232A (zh) 2002-02-05 2003-08-20 亚太优势微系统股份有限公司 晶片级封装的结构及其制作方法
US6919508B2 (en) 2002-11-08 2005-07-19 Flipchip International, Llc Build-up structures with multi-angle vias for chip to chip interconnects and optical bussing
KR100471153B1 (ko) 2002-11-27 2005-03-10 삼성전기주식회사 Ｓｏｉ웨이퍼를 이용한 mems 디바이스의 제조 및 접지 방법
FI20060256L (sv) 2006-03-17 2006-03-20 Imbera Electronics Oy Tillverkning av ett kretskort och ett kretskort innehållande en komponent
FR2907633B1 (fr) 2006-10-20 2009-01-16 Merry Electronics Co Ltd Boitier de systeme micro-electromecanique.
DE102008000842A1 (de) 2008-03-27 2009-10-01 Robert Bosch Gmbh Verfahren zur Herstellung einer elektronischen Baugruppe
US7851925B2 (en) * 2008-09-19 2010-12-14 Infineon Technologies Ag Wafer level packaged MEMS integrated circuit
US20100207257A1 (en) 2009-02-17 2010-08-19 Advanced Semiconductor Engineering, Inc. Semiconductor package and manufacturing method thereof
US8017439B2 (en) 2010-01-26 2011-09-13 Texas Instruments Incorporated Dual carrier for joining IC die or wafers to TSV wafers
JP2011177846A (ja) 2010-03-02 2011-09-15 Seiko Epson Corp 電子装置
US8476087B2 (en) * 2011-04-21 2013-07-02 Freescale Semiconductor, Inc. Methods for fabricating sensor device package using a sealing structure
US8592241B2 (en) * 2011-09-28 2013-11-26 Freescale Semiconductor, Inc. Method for packaging an electronic device assembly having a capped device interconnect

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
WO2014181275A2 (en) 2014-11-13
EP2994412A2 (en) 2016-03-16
KR20150142015A (ko) 2015-12-21
TW201815661A (zh) 2018-05-01
FI20135488A (sv) 2014-11-11
TW201505955A (zh) 2015-02-16
JP6128279B2 (ja) 2017-05-17
CN105189337A (zh) 2015-12-23
US9663352B2 (en) 2017-05-30
US20140332910A1 (en) 2014-11-13
FI125959B (sv) 2016-04-29
KR101753087B1 (ko) 2017-07-19
WO2014181275A3 (en) 2015-08-06
JP2016524546A (ja) 2016-08-18
TWI651261B (zh) 2019-02-21
CN105189337B (zh) 2017-05-03

Similar Documents

Publication Publication Date Title
US10041847B2 (en) Various stress free sensor packages using wafer level supporting die and air gap technique
US8722444B1 (en) Microelectromechanical system having movable element integrated into substrate-based package
JP5834098B2 (ja) 微小電気機械部品の製造方法、および微小電気機械部品とその用途
EP1464615B1 (en) Method for protecting encapsulated sensor structures using stack packaging
CN102183335B (zh) Mems压力传感器及其制作方法
US7793550B2 (en) Sensor device including two sensors embedded in a mold material
US8338208B2 (en) Micro-electro-mechanical system having movable element integrated into leadframe-based package
KR101881732B1 (ko) 시스템-인-패키지 디바이스를 제조하는 방법 및 시스템-인-패키지 디바이스
US9885626B2 (en) Micromechanical sensor system and corresponding manufacturing method
US20160159642A1 (en) Stress isolated mems device with asic as cap
CN105470212B (zh) 用于半导体器件的封装及其组装方法
EP2994412B1 (en) A microelectromechanical device and a method of manufacturing
US9073750B2 (en) Manufacturing method of micro-electro-mechanical system device and micro-electro-mechanical system device made thereby
TWI548048B (zh) 晶片封裝體及其製造方法
JP6678236B2 (ja) 樹脂パッケージ
US20150048463A1 (en) Package device for microelectromechanical inertial sensor
KR20160135528A (ko) 센서 패키지 및 그 제조 방법

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20151117

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

DAX Request for extension of the european patent (deleted)
GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20190806

GRAJ Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted

Free format text: ORIGINAL CODE: EPIDOSDIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

GRAR Information related to intention to grant a patent recorded

Free format text: ORIGINAL CODE: EPIDOSNIGR71

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

INTC Intention to grant announced (deleted)
INTG Intention to grant announced

Effective date: 20191219

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1229774

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200215

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602014060598

Country of ref document: DE

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20200205

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200505

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200628

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200505

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200605

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200506

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602014060598

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1229774

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200205

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20201106

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200531

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200531

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20200531

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20200508

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200508

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200508

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200508

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200531

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200205

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20230526

Year of fee payment: 10

Ref country code: FR

Payment date: 20230526

Year of fee payment: 10

Ref country code: DE

Payment date: 20230519

Year of fee payment: 10