EP2741993A1 - Procédé de test d'un système d'ascenseur et dispositif de surveillance permettant de mettre en uvre ledit procédé de test - Google Patents

Procédé de test d'un système d'ascenseur et dispositif de surveillance permettant de mettre en uvre ledit procédé de test

Info

Publication number
EP2741993A1
EP2741993A1 EP12740940.7A EP12740940A EP2741993A1 EP 2741993 A1 EP2741993 A1 EP 2741993A1 EP 12740940 A EP12740940 A EP 12740940A EP 2741993 A1 EP2741993 A1 EP 2741993A1
Authority
EP
European Patent Office
Prior art keywords
microprocessor
control unit
signal
test method
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP12740940.7A
Other languages
German (de)
English (en)
Other versions
EP2741993B1 (fr
Inventor
Astrid Sonnenmoser
David Michel
Martin Hess
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inventio AG
Original Assignee
Inventio AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from EP11194235.5A external-priority patent/EP2607286A1/fr
Application filed by Inventio AG filed Critical Inventio AG
Priority to EP12740940.7A priority Critical patent/EP2741993B1/fr
Publication of EP2741993A1 publication Critical patent/EP2741993A1/fr
Application granted granted Critical
Publication of EP2741993B1 publication Critical patent/EP2741993B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B66—HOISTING; LIFTING; HAULING
    • B66B—ELEVATORS; ESCALATORS OR MOVING WALKWAYS
    • B66B5/00—Applications of checking, fault-correcting, or safety devices in elevators
    • B66B5/0006—Monitoring devices or performance analysers
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B66—HOISTING; LIFTING; HAULING
    • B66B—ELEVATORS; ESCALATORS OR MOVING WALKWAYS
    • B66B13/00—Doors, gates, or other apparatus controlling access to, or exit from, cages or lift well landings
    • B66B13/22—Operation of door or gate contacts
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B66—HOISTING; LIFTING; HAULING
    • B66B—ELEVATORS; ESCALATORS OR MOVING WALKWAYS
    • B66B5/00—Applications of checking, fault-correcting, or safety devices in elevators
    • B66B5/0006—Monitoring devices or performance analysers
    • B66B5/0018—Devices monitoring the operating condition of the elevator system
    • B66B5/0031—Devices monitoring the operating condition of the elevator system for safety reasons

Definitions

  • the invention relates to a test method of an elevator installation and a monitoring device for carrying out the test method according to the subject matter of the independent claims.
  • Conventional elevator systems have safety circuits consisting of series-connected safety elements.
  • these security elements monitor the condition of manhole or cabin doors.
  • Such a security element can be a contact.
  • An open contact shows that e.g. a door is open and a potentially inadmissible door condition has occurred. If an inadmissible open state of the doors is now identified when the contact is open, the safety circuit is interrupted. This has the consequence that a drive or brakes, which act on the travel of an elevator car, bring the elevator car to a standstill.
  • a monitoring device for an elevator system which has a control unit and at least one bus node and a bus.
  • the bus allows communication between the bus node and the control unit.
  • the bus node monitors the state of shaft doors by means of a security element.
  • the bus node has a first microprocessor and a second microprocessor.
  • the first microprocessor is designed so that it reads digital presetting signals from the control unit, converts them into an analog signal and acts on the security element.
  • the second microprocessor in turn measures the analog signal after the security element and converts it into a digital signal.
  • the second microprocessor provides this digital information to the control unit.
  • This information is either sent from the bus nodes as digital signals to the control unit or is requested by the control unit by means of a query. If the safety switch is open and the second microprocessor in the sequence does not measure an analog signal, it spontaneously sends a negative status information to the control unit.
  • the wall-free functionality of the two microprocessors in particular of the second microprocessor when a negative status state occurs, ie when a security element is open, are tested recurrently.
  • a default signal test is proposed for this purpose.
  • the control unit sends different digital default signals to the first microprocessor.
  • the control unit may determine, based on the digital signals provided or transmitted by the second microprocessor, whether the two microprocessors are properly translating the varying default signals.
  • a default signal with the value zero or an error value represents a special case in which the spontaneous response of the second microprocessor is provoked.
  • the control unit sends the first microprocessor a digital default signal with error value, which converts this into an analog command signal with error value and thus acts on the security element. This simulates an open security element.
  • the controller expects the second microprocessor to respond spontaneously due to the detected analog default signal and send a digital signal to the controller. If this expectation of the control unit is met and the other default signals are properly implemented, the controller may assume that both the first and the second microprocessor are functioning properly.
  • testable bus nodes lies in their still relatively expensive production. In the mass production of these bus nodes even small cost savings have a big price effect.
  • the object of the present invention is thus to provide a test method of an elevator installation or a monitoring device for carrying out the test method, which allow a favorable production of the monitoring device, in particular the bus node.
  • the object is achieved by a test method and a monitoring device according to the independent claims.
  • a first aspect relates to a monitoring device of an elevator installation with a control unit and at least one bus node.
  • the bus node has a first microprocessor and a second microprocessor.
  • the control unit and the bus node communicate via a bus.
  • the monitoring device is characterized in that the first microprocessor and the second microprocessor are connected without interruption via a signal line.
  • an interruption-free signal line is to be understood here a signal line comprising a continuous conductor, which connects as here, for example, two microprocessors directly to each other.
  • a signal line which are considered from several composite sub-elements that are in contact not as a continuous conductor or signal line without interruption e.
  • An interrupted signal line thus does not comprise sub-elements such as switches, safety elements or the like, even if they are in contact with the signal line or parts thereof.
  • the monitoring device is part of a test procedure.
  • the method comprises the following steps: the control unit transmits a default signal to the first microprocessor, the first microprocessor transmits the signal to the second microprocessor via the signal line, and the second microprocessor provides the signal to the control unit. Finally, the control unit verifies that the signal provided corresponds to a signal expected by the control unit.
  • this monitoring device is that in the test procedure, the setpoint signal sent by the control unit and then converted in the first microprocessor is sent by the first microprocessor to the second microprocessor via a signal line. Because this signal line connects the first microprocessor and the second microprocessor without interruption, so that the second signal line directly connects the first microprocessor and the second microprocessor.
  • Particularly advantageous is the bus node internal arrangement of the signal line. Since this signal line contains no additional elements such as a security element or a switch and can be made very short, their resistance is very small. Signals can thus be sent with very little energy from the first to the second microprocessor. Accordingly, in comparison to the bus node described above, a signal amplifier of low efficiency can be used. The bus node is therefore particularly inexpensive to produce.
  • the control unit sends a default signal with a first value to a bus node.
  • the bus node provides a signal with a second value.
  • the control unit verifies that the second provided value is assignable to the first transmitted value.
  • the second value is then assignable to the first value if the second provided value corresponds to a second value expected by the controller in response to the first value. If the second provided value is assignable then the test is passed. If the second provided value is not assignable to the first value, then the test is failed.
  • the first microprocessor of the bus node reads the default signal sent by the control unit with the first value and converts this default signal into a bus node-internal signal, which the first microprocessor transmits to the second microprocessor via the signal line.
  • the second microprocessor reads this signal, converts it into a response signal of a second value and provides the response signal to the control unit.
  • the default signal represents a first digital current value.
  • the first microprocessor reads this current value and converts it into an analog current signal having a current that corresponds to the first digital current value of the default signal.
  • the first microprocessor supplies the signal line with the analog current signal.
  • the second microprocessor measures the current of the analog current signal and converts the measured current into a second current digital signal corresponding to the measured current value.
  • This digital signal provides the second microprocessor of the control unit as a response signal.
  • the control unit verifies whether the second current value can be assigned to or corresponds to the first transmitted current value.
  • the first microprocessor applies an analog signal to the signal line comprising one of these values.
  • the first microprocessor loads the signal line with a digital signal having a code value which preferably corresponds to a code value of the default signal.
  • This code value is read by the second microprocessor and provided according to the control unit. The conversion of the digital signal into an analogue one Signal and back to a digital signal in the first and second microprocessor is omitted here.
  • the code value may represent any number or sequence of numbers
  • At least two queries are performed with two different default values. If the value of the provided response signal is twice assignable to the two different values of the default signals, the test is passed.
  • control unit performs the test procedure of the bus node at recurring time intervals.
  • the time interval depends on the reliability of the first and second microprocessors used and is between 1 and 100 s.
  • the control unit sends a default signal containing an error value to a bus node.
  • a signal provided by a security element to the second microprocessor simulating an unsafe condition of the elevator system is simulated.
  • the control unit expects that the tested bus node spontaneously transmits a response signal to the control unit.
  • a zero current value, voltage zero value, zero frequency value or a switch-on zero value correspond to such an error value.
  • an open security element which is designed as a safety switch is simulated.
  • a code value may represent an unsafe condition of the elevator system or an error value.
  • the control unit sends a default signal with an error value to the first microprocessor.
  • This reads in the value and supplies the bus node-internal signal line with a signal which has an error value.
  • the second microprocessor reads this signal with the error value and spontaneously transmits a response signal to the control unit. Again, the transmitted from the first microprocessor via the second signal line signal is an analog or a digital signal.
  • FIG. 1 shows a schematic view of a first embodiment of the monitoring device
  • FIG. 2 shows a schematic view of a second embodiment of the monitoring device
  • the present monitoring device 10 and the present test method are particularly suitable for use in elevator installations.
  • Fig. L shows a first embodiment of the monitoring device 10.
  • the monitoring device 10 has a control unit 11 and at least one bus node 13. The communication between the control unit 11 and the bus node 13 via a bus 12. So it can between the bus node 13 and the Control unit 11 data is sent in both directions via the bus.
  • the bus node 13 itself comprises a first microprocessor 14 and a second microprocessor 15.
  • the first microprocessor 14 and the second microprocessor 15 are each designed so that the former receives default signals from the control unit 11 and provides the latter status information as response signals to the control unit 11.
  • the bus node 13 is also connected via a bus node external signal line 17.1, 17.2 with a security element 16, wherein a first part 17.1 of the bus node external signal line connects the first microprocessor 14 with the security element 16 and a second part 17.2 of the bus node external signal line the security element 16 to the second microprocessor 15 connects. Finally, the first microprocessor 14 and the second microprocessor 15 are connected to each other without interruption via a bus node-internal signal line 18.
  • the control unit 11, the bus 12 and the at least one bus node 13 form a bus system. Within this bus system each bus node 13 has its own, unique address. This message is used to establish the message between the controller 11 and a bus node 13.
  • the control unit 11 is via the bus 12 digital default signals to the first microprocessor 14.
  • the control unit addresses a specific bus node 13 and tells the first microprocessor 14, the default signal.
  • the first microprocessor 14 receives this default signal and generates the default signal according to an analog signal which is applied to the bus node external signal line 17.1, 17.2.
  • the analog signal may be a certain voltage, current, frequency or duty value.
  • the security element 16 shows the state of a security-relevant element.
  • the security element 16 finds e.g. as door contact, latch contact, buffer contact, flap contact, travel switch or emergency stop switch application.
  • the safety element 16 is designed, for example, such that a closed safety element 16 represents a safe state and an open safety element 16 represents a potentially dangerous state of an elevator installation.
  • the second microprocessor 15 measures behind the security element 16 the incoming analog signal via the bus node-external signal line 17.2. After the measurement, the second microprocessor 15 converts the measured analog signal into a digital signal. The second microprocessor 15 finally provides the digital signal to the control unit 11.
  • the security element 16 monitors, for example, the state of a car or a shaft door. When an open state of one of these doors, the security element 16 is also open, indicating a potentially dangerous condition of the elevator system. In this case, the bus node-external signal line 17.1, 17.2 is interrupted. As described above, the second microprocessor 15 measures the analog signal arriving behind the security element 16. With an open security element 16, this analog signal from the second microprocessor 15 is no longer measurable. The second microprocessor 15 in this case measures an analog signal having a zero value of error.
  • the control unit 11 is able to locate the error accurately. If necessary, the control unit 11 takes measures to remedy the error or to override the elevator in a safe operating mode. These operating modes include i.a. the maintenance of a residual availability of the elevator in a safe driving area of the elevator car, the evacuation of trapped passengers, an emergency stop or finally the alerting of maintenance and service personnel to free trapped passengers and / or to eliminate an error that can not be remedied by the control unit.
  • the safe operation of a bus node 13 depends primarily on the functionality of the first microprocessor 14 and the second microprocessor 15. In particular, it must be ensured that the following steps are performed without error by the first and second microprocessors 14, 15: conversion of the default signal into an analog signal in the first microprocessor 14, measurement of the analog signal in the second microprocessor 15, provision of the response signal by the second microprocessor 15 and the spontaneous behavior of the second microprocessor 15 when measuring an analog signal with an error value.
  • the functional behavior of a bus node 13 is checked during the conversion of a default signal in normal operation.
  • the control unit 11 sends a default signal with a current, voltage, frequency or duty value in digital form to a selected bus node 13 by specifying the address of the bus node 13.
  • This default signal is renewed at certain time intervals, ie, the control unit 11 sends the bus node 13 a default signal with a new current, voltage, frequency or duty cycle.
  • the new value is different from the previous value.
  • the first microprocessor 14 generates a corresponding analog signal according to the default signal.
  • the first microprocessor 14 supplies the bus node-internal signal line 18 with this analog signal.
  • the second microprocessor 15 measures this analog signal and provides the measured value as a digital response signal.
  • the control unit 11 addresses the second microprocessor 15 of the bus node 13 and provides the data of the provided as a digital response signal via a read function Current, voltage, frequency or duty cycle value.
  • time intervals between such default polling cycles are basically freely adjustable and depend primarily on the reliability of the bus node components. Preferably, these time intervals last several seconds. With high reliability, you can also set time intervals of 100s or longer.
  • the control unit 11 performs this test procedure with all the bus nodes 13 in turn and checks their resonance. That the digital command signals and the digital response signals provided by the respective second microprocessors 15 are verified by the control unit 11. If the default signals are associable with the provided digital response signals, the controller 11 recognizes that the first microprocessor 14 and the second microprocessor 15 are functioning properly in the implementation of a default signal in normal operation.
  • an opened security element 16 is simulated.
  • the control unit 11 simulates the opened security element 16 in that a default signal with an error value of 0 mA, 0 mV, 0 Hz or 0% is given to a specific bus node 13.
  • This digital default signal with error value is converted by the first microprocessor 14 into an analog signal with error value.
  • the analog signal from the first microprocessor 14 of the bus node internal signal line 18 is applied.
  • the second microprocessor 15 measures this analog signal and spontaneously logs on to the control unit 11 in the case of perfect functioning. This test guarantees, with a positive output, that each opening of a security element 16 leads to a spontaneous transmission of a digital response signal of the bus node 13 to the control unit 11.
  • This second test is performed in a time-recurring manner for each bus node 13.
  • the test time is largely dependent on the speed of data transmission via the bus 12 and is usually 50 to 100 ms.
  • the frequency of the zero-preset test depends primarily on the reliability of the second microprocessor 15 used. The more reliable the second microprocessor 15, the less frequently it has to be tested so that safe operation of the elevator can be ensured.
  • the default test with error value is performed at least once a day. This test can also be repeated in the order of minutes or hours.
  • FIG. 2 shows a second embodiment of the monitoring device 10.
  • This monitoring device 10 likewise comprises a control unit 11, at least one bus node 13 and a bus 12 which connects the control unit 11 to a bus node 13.
  • the bus node 13 has a first microprocessor 14 and a second microprocessor 15, which are connected to one another without interruption via a bus node-internal signal line 18.
  • a non-contact security element 16.1, 16.2 is connected via a bus node-external signal line 17 to the second microprocessor 15.
  • the non-contact security element 16.1, 16.2 here comprises, for example, an RFID tag 16.2 and an RFID reading unit 16.1.
  • the RFID tag 16.2 and the RFID reading unit 16.1 each have an induction coil.
  • the RFID reading unit side induction coil is supplied with electrical energy and stimulates falls below a certain distance to the RFID tag side induction coil.
  • the RFID tag 16.2 transmits a digital code value via the two induction coils to the RFID reading unit 16.1.
  • the RFID reading unit 16.1 reads in this digital code value and converts this code value into an analog signal having the same code value. Accordingly, the RFID reading unit 16.1 loads the bus node-external signal line 17 with the analog signal.
  • the second microprocessor 15 measures this analog signal and converts it into a digital response signal having the code value and provides it to the control unit 11.
  • the non-contact security element 16.1, 16.2 monitors, for example, the state of a car or shaft door. As long as such a door is closed, the distance between the RFID tag 16.2 and the RFID reading unit 16.1 remains sufficiently small to allow transmission of the digital code value. Accordingly, the second microprocessor 15 provides a digital signal with the read-out code value of the RFID tag 16.2 of the control unit 11. With an open door, which represents a potential unsafe condition of the elevator installation, by contrast, the transmission of the code value to the RFID reading unit 16.1 is interrupted. The RFID reading unit 16.1 reads So no code value or an error value. Accordingly, the second microprocessor 15 also measures a signal with an error value. In this situation, the second microprocessor 15 spontaneously transmits a digital signal to the control unit 11.
  • the reliable operation of a bus node 13 is checked by means of two tests.
  • the control unit 11 sends a digital default signal having a first code value to the first microprocessor 14.
  • the first microprocessor 14 converts the default signal into an analog signal having the code value and acts on the bus node internal signal line 18.
  • the second microprocessor 15 measures this analog signal and converts it into a digital response signal with the measured code value.
  • the second microprocessor 15 provides the digital response signal to the control unit 11.
  • the control unit 11 verifies whether the code value of the response signal corresponds to the code value of the default signal. If the code value of the response signal can be assigned to the code value of the default signal, then the test is passed. Preferably, the code value of the default signal deviates from the code value of the RFID tag 16.2.
  • a second test relates to simulating an error value and the corresponding spontaneous response of the second microprocessor 15.
  • the control unit 11 sends a digital command signal having an error value to the first microprocessor 14.
  • the first microprocessor 14 converts this command signal into an analog signal having the error value and acts on the bus node internal signal line 18 with this analog signal.
  • the second microprocessor 15 measures the analog signal with the error value and spontaneously transmits a digital response signal to the control unit 11.
  • the second test is completed positively when the control unit 11 verifies the expected spontaneous response of the second microprocessor 15.
  • the time intervals in which the control unit 11 transmits default signals to a bus node 13 for test purposes are correspondingly adjustable in the first embodiment of the monitoring device 10.
  • the two test methods of the second embodiment of the monitoring device 10 are also performed by the control unit 11 for each bus node 13.
  • the bus node-internal signal line 18 is applied to the two embodiments of the monitoring device 10 in each case with a digital signal, which corresponds to the different values of the default signal.

Landscapes

  • Indicating And Signalling Devices For Elevators (AREA)
  • Maintenance And Inspection Apparatuses For Elevators (AREA)
  • Small-Scale Networks (AREA)

Abstract

Selon un premier aspect, l'invention concerne un procédé de test d'un système d'ascenseur comportant une unité de commande (11) et au moins un nœud de bus (13). Ledit nœud de bus (13) comporte un premier microprocesseur (14) et un deuxième microprocesseur (15). L'unité de commande (11) et le nœud de bus (13) communiquent par l'intermédiaire d'un bus (12). Par ailleurs, le premier microprocesseur (14) et le deuxième microprocesseur (15) sont connectés en continu par l'intermédiaire d'une ligne de signaux (18). Le procédé de test comprend les étapes suivantes : l'unité de commande (11) transmet un signal de réglage au premier microprocesseur (14), le premier microprocesseur (14) transmet le signal au deuxième microprocesseur (15) et le deuxième microprocesseur (15) délivre le signal à l'unité de commande (11). Enfin, l'unité de commande (11) vérifie si le signal délivré correspond à un signal attendu par l'unité de commande (11). Un deuxième aspect de l'invention concerne un dispositif de surveillance permettant de mettre en œuvre le procédé de test.
EP12740940.7A 2011-08-11 2012-07-24 Procédé de test d'une installation d'ascenseur et un dispositif de surveillance destiné à l'exécution du procédé de test Active EP2741993B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP12740940.7A EP2741993B1 (fr) 2011-08-11 2012-07-24 Procédé de test d'une installation d'ascenseur et un dispositif de surveillance destiné à l'exécution du procédé de test

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
EP11177268 2011-08-11
EP11194235.5A EP2607286A1 (fr) 2011-12-19 2011-12-19 Procédé de test d'une installation d'ascenseur et un dispositif de surveillance destiné à l'exécution du procédé de test
PCT/EP2012/064541 WO2013020806A1 (fr) 2011-08-11 2012-07-24 Procédé de test d'un système d'ascenseur et dispositif de surveillance permettant de mettre en œuvre ledit procédé de test
EP12740940.7A EP2741993B1 (fr) 2011-08-11 2012-07-24 Procédé de test d'une installation d'ascenseur et un dispositif de surveillance destiné à l'exécution du procédé de test

Publications (2)

Publication Number Publication Date
EP2741993A1 true EP2741993A1 (fr) 2014-06-18
EP2741993B1 EP2741993B1 (fr) 2015-07-15

Family

ID=46598495

Family Applications (1)

Application Number Title Priority Date Filing Date
EP12740940.7A Active EP2741993B1 (fr) 2011-08-11 2012-07-24 Procédé de test d'une installation d'ascenseur et un dispositif de surveillance destiné à l'exécution du procédé de test

Country Status (15)

Country Link
US (1) US9902592B2 (fr)
EP (1) EP2741993B1 (fr)
KR (1) KR102003576B1 (fr)
CN (1) CN103813972B (fr)
AU (1) AU2012292475B2 (fr)
BR (1) BR112014002825B1 (fr)
CA (1) CA2844522C (fr)
DK (1) DK2741993T3 (fr)
ES (1) ES2550344T3 (fr)
HK (1) HK1196118A1 (fr)
HU (1) HUE025325T2 (fr)
MY (1) MY168054A (fr)
PT (1) PT2741993E (fr)
SG (1) SG2014008825A (fr)
WO (1) WO2013020806A1 (fr)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2741989B1 (fr) * 2011-08-11 2015-03-04 Inventio AG Surveillance de fonctionnement d'un élément de sécurité
WO2014003722A1 (fr) * 2012-06-26 2014-01-03 Otis Elevator Company Circuit de chaîne de sécurité
ES2687898T3 (es) 2013-10-23 2018-10-29 Inventio Ag Procedimiento y dispositivo para la puesta en servicio de una instalación de ascensor
PL3230192T3 (pl) 2014-12-12 2019-06-28 Inventio Ag Sposób oraz urządzenie do rozruchu przy oddaniu do eksploatacji instalacji dźwigowej
CN107250019B (zh) * 2014-12-18 2019-12-31 因温特奥股份公司 用于运行具有临时参与者的电子安全系统的方法
WO2016096828A1 (fr) * 2014-12-18 2016-06-23 Inventio Ag Procédé pour faire fonctionner un système de sécurité électronique comprenant des abonnés temporaires
CN107250020B (zh) * 2014-12-18 2019-12-27 因温特奥股份公司 用于运行具有临时参与者的电子安全系统的方法
WO2017041846A1 (fr) * 2015-09-10 2017-03-16 Otis Elevator Company Appareil et procédé de détection de défaut de terre
US10926974B2 (en) 2015-09-30 2021-02-23 Inventio Ag Method and apparatus for controlling an elevator system
ES2783349T3 (es) * 2015-12-21 2020-09-17 Inventio Ag Dispositivo de supervisión para una instalación de transporte de personas, método de prueba e instalación de transporte de personas
EP3599203B1 (fr) * 2018-07-27 2022-06-15 Otis Elevator Company Système de sécurité d'ascenseur
EP3608279A1 (fr) * 2018-08-10 2020-02-12 Otis Elevator Company Dispositif et procédé de surveillance du mouvement d'une porte d'ascenseur à l'aide de rfid
JP7014102B2 (ja) * 2018-08-29 2022-02-01 株式会社デンソーウェーブ 産業機器用の機能安全モジュール
EP3825706B1 (fr) * 2019-11-25 2023-09-27 Otis Elevator Company Noeud electronique de test pour inspection automatique d'une chaine de securite
CN112027837B (zh) * 2020-07-27 2021-10-08 猫岐智能科技（上海）有限公司 一种计算电梯实时速度和距离的方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6173814B1 (en) * 1999-03-04 2001-01-16 Otis Elevator Company Electronic safety system for elevators having a dual redundant safety bus
US6267219B1 (en) * 2000-08-11 2001-07-31 Otis Elevator Company Electronic safety system for escalators
EP1638880B2 (fr) * 2003-06-30 2013-07-24 Inventio AG Systeme de securite d'une installation d'ascenseur
SG131895A1 (en) * 2005-10-26 2007-05-28 Inventio Ag Passenger transportation system, particularly elevator system or escalator
EP2048104B1 (fr) * 2006-07-27 2014-08-20 Mitsubishi Electric Corporation Dispositif d'ascenseur
MY159057A (en) * 2007-07-17 2016-12-15 Inventio Ag Method for monitoring a lift system
WO2010097404A1 (fr) 2009-02-25 2010-09-02 Inventio Ag Ascenseur présentant un système de surveillance

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2013020806A1 *

Also Published As

Publication number Publication date
NZ620402A (en) 2014-11-28
CA2844522C (fr) 2018-09-11
EP2741993B1 (fr) 2015-07-15
CN103813972B (zh) 2015-11-25
DK2741993T3 (en) 2015-08-31
AU2012292475A1 (en) 2014-03-27
CN103813972A (zh) 2014-05-21
CA2844522A1 (fr) 2013-02-14
PT2741993E (pt) 2015-10-27
BR112014002825A2 (pt) 2017-03-01
HUE025325T2 (en) 2016-01-28
US9902592B2 (en) 2018-02-27
US20140190773A1 (en) 2014-07-10
ES2550344T3 (es) 2015-11-06
MY168054A (en) 2018-10-11
KR102003576B1 (ko) 2019-07-24
SG2014008825A (en) 2014-04-28
BR112014002825B1 (pt) 2021-04-20
WO2013020806A1 (fr) 2013-02-14
AU2012292475B2 (en) 2017-07-27
HK1196118A1 (en) 2014-12-05
KR20140066717A (ko) 2014-06-02

Similar Documents

Publication Publication Date Title
EP2741993B1 (fr) Procédé de test d'une installation d'ascenseur et un dispositif de surveillance destiné à l'exécution du procédé de test
EP2167413B1 (fr) Procédé de surveillance d'un appareil d'élévation
EP1638880B1 (fr) Systeme de securite d'une installation d'ascenseur
EP0903314B1 (fr) Dispositif de surveillance pour une commande de machinerie d'ascenseur
EP2401221B1 (fr) Ascenseur pourvu d'un systeme de surveillance
EP2956396B1 (fr) Installation de surveillance de circuit de sécurité fonctionnant sur batterie
DE102008052754A1 (de) Verstellvorrichtung zur Ankopplung an eine Verstellklappe eines Flugzeugs, fehlertolerantes Stellsystem und Verfahren zur Rekonfiguration eines Stellsystems
DE4240447C1 (de) Elektronische Kennung und Erkennung einer fahrzeugspezifischen Kombination optionaler elektronischer Steuergeräte
WO2017055420A1 (fr) Procédé et dispositif de commande d'un système d'ascenseur
BE1026844B1 (de) Vorrichtung und Verfahren zur Verschleißerkennung einer elektromechanischen Schalteinrichtung
DE102005014804A1 (de) Bordnetzsystem für ein Kraftfahrzeug sowie Steuergerät und intelligentes Energieversorgungsgerät für ein Bordnetzsystem eines Kraftfahrzeugs
DE102007034799A1 (de) Verfahren zum statischen Überprüfen eines Bremssystems eines Fahrzeugs
WO2016096269A1 (fr) Circuit de sécurité pour une installation d'ascenseur
EP2613463B1 (fr) Procédé destiné à la surveillance d'un émetteur et émetteur correspondant
EP3696558A1 (fr) Dispositif et procédé de vérification automatique d'un organe de commutation
DE102011117248A1 (de) Verfahren und Vorrichtung zur Überwachung von Komponenten eines Fahrzeugs
EP2607286A1 (fr) Procédé de test d'une installation d'ascenseur et un dispositif de surveillance destiné à l'exécution du procédé de test
EP2437228B1 (fr) Alarme, installation d'alarme et procédé de reconnaissance d'erreurs de lignes de transmission
EP3305622A1 (fr) Procédé de diagnostic de composants techniques répartis dans l'espace
DE102021119956A1 (de) Testen von Stromversorgungspfaden und Verbrauchern eines Fahrzeugs
DE102010038459A1 (de) Sicherheitssystem
EP3281365B1 (fr) Dispositif d'extension d'interface pour un dispositif réseau et procédé de fonctionnement d'un dispositif d'extension d'interface
DE102015208927A1 (de) Verfahren zum Überwachen eines Bordnetzes
DE102021115141B3 (de) Vorrichtung zum Testen eines elektronischen Steuergeräts mit einem Hardware-in-the-Loop-Simulator
DE102011009183A1 (de) Schaltungsanordnung mit Überwachungseinrichtung

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20140128

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAX Request for extension of the european patent (deleted)
GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20150217

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: GERMAN

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 736669

Country of ref document: AT

Kind code of ref document: T

Effective date: 20150815

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 502012003818

Country of ref document: DE

REG Reference to a national code

Ref country code: DK

Ref legal event code: T3

Effective date: 20150827

REG Reference to a national code

Ref country code: SE

Ref legal event code: TRGR

REG Reference to a national code

Ref country code: PT

Ref legal event code: SC4A

Free format text: AVAILABILITY OF NATIONAL TRANSLATION

Effective date: 20151007

REG Reference to a national code

Ref country code: ES

Ref legal event code: FG2A

Ref document number: 2550344

Country of ref document: ES

Kind code of ref document: T3

Effective date: 20151106

REG Reference to a national code

Ref country code: NL

Ref legal event code: FP

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: HU

Ref legal event code: AG4A

Ref document number: E025325

Country of ref document: HU

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151015

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20151016

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 502012003818

Country of ref document: DE

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

26N No opposition filed

Effective date: 20160418

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 5

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150724

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 6

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 7

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150715

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: PT

Payment date: 20190621

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DK

Payment date: 20190723

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 20190722

Year of fee payment: 8

REG Reference to a national code

Ref country code: DK

Ref legal event code: EBP

Effective date: 20200731

REG Reference to a national code

Ref country code: AT

Ref legal event code: MM01

Ref document number: 736669

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200724

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210226

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200724

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200731

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20210730

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20210722

Year of fee payment: 10

Ref country code: FI

Payment date: 20210721

Year of fee payment: 10

Ref country code: LU

Payment date: 20210726

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: ES

Payment date: 20210809

Year of fee payment: 10

Ref country code: SE

Payment date: 20210722

Year of fee payment: 10

Ref country code: TR

Payment date: 20210713

Year of fee payment: 10

Ref country code: CH

Payment date: 20210722

Year of fee payment: 10

Ref country code: HU

Payment date: 20210710

Year of fee payment: 10

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

Ref country code: SE

Ref legal event code: EUG

REG Reference to a national code

Ref country code: NL

Ref legal event code: MM

Effective date: 20220801

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220725

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220724

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220731

Ref country code: FI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220724

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220725

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220801

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220724

REG Reference to a national code

Ref country code: ES

Ref legal event code: FD2A

Effective date: 20230906

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220725

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20230725

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230725

Year of fee payment: 12

Ref country code: DE

Payment date: 20230731

Year of fee payment: 12