EP2135252A2 - Mémoire non volatile et procédé et procédé de programmation prédictif - Google Patents

Mémoire non volatile et procédé et procédé de programmation prédictif

Info

Publication number
EP2135252A2
EP2135252A2 EP08745369A EP08745369A EP2135252A2 EP 2135252 A2 EP2135252 A2 EP 2135252A2 EP 08745369 A EP08745369 A EP 08745369A EP 08745369 A EP08745369 A EP 08745369A EP 2135252 A2 EP2135252 A2 EP 2135252A2
Authority
EP
European Patent Office
Prior art keywords
programming
memory
threshold voltage
checkpoint
voltage level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP08745369A
Other languages
German (de)
English (en)
Inventor
Raul-Adrian Cernea
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SanDisk Technologies LLC
Original Assignee
SanDisk Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/733,694 external-priority patent/US7643348B2/en
Priority claimed from US11/733,706 external-priority patent/US7551483B2/en
Application filed by SanDisk Corp filed Critical SanDisk Corp
Publication of EP2135252A2 publication Critical patent/EP2135252A2/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5628—Programming or writing circuits; Data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G11C16/12—Programming voltage switching circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3436—Arrangements for verifying correct programming or erasure
    • G11C16/3454—Arrangements for verifying correct programming or for detecting overprogrammed cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/562—Multilevel memory programming aspects
    • G11C2211/5621—Multilevel programming verification

Definitions

  • This invention relates generally to non- volatile semiconductor memory such as electrically erasable programmable read-only memory (EEPROM) and flash EEPROM, and specifically to memory and programming operations in which the number of program- verify operations is minimized.
  • EEPROM electrically erasable programmable read-only memory
  • flash EEPROM flash EEPROM
  • Solid-state memory capable of nonvolatile storage of charge, particularly in the form of EEPROM and flash EEPROM packaged as a small form factor card, has recently become the storage of choice in a variety of mobile and handheld devices, notably information appliances and consumer electronics products.
  • RAM random access memory
  • flash memory is non- volatile and retains its stored data even after power is turned off.
  • flash memory is increasingly being used in mass storage applications.
  • Conventional mass storage, based on rotating magnetic medium such as hard drives and floppy disks, is unsuitable for the mobile and handheld environment. This is because disk drives tend to be bulky, are prone to mechanical failure and have high latency and high power requirements.
  • flash memory both embedded and in the form of a removable card, are ideally suited in the mobile and handheld environment because of its small size, low power consumption, high speed and high reliability features.
  • EEPROM and electrically programmable read-only memory are non-volatile memory that can be erased and have new data written or "programmed" into their memory cells. Both utilize a floating (unconnected) conductive gate, in a field effect transistor structure, positioned over a channel region in a semiconductor substrate, between source and drain regions. A control gate is then provided over the floating gate. The threshold voltage characteristic of the transistor is controlled by the amount of charge that is retained on the floating gate. That is, for a given level of charge on the floating gate, there is a corresponding voltage (threshold) that must be applied to the control gate before the transistor is turned “on” to permit conduction between its source and drain regions.
  • the floating gate can hold a range of charges and therefore can be programmed to any threshold voltage level within a threshold voltage window.
  • the size of the threshold voltage window is delimited by the minimum and maximum threshold levels of the device, which in turn correspond to the range of the charges that can be programmed onto the floating gate.
  • the threshold window generally depends on the memory device's characteristics, operating conditions and history. Each distinct, resolvable threshold voltage level range within the window may, in principle, be used to designate a definite memory state of the cell. When the threshold voltage is partitioned into two distinct regions, each memory cell will be able to store one bit of data. Similarly, when the threshold voltage window is partitioned into more than two distinct regions, each memory cell will be able to store more than one bit of data.
  • At least one current breakpoint level is established so as to partition the conduction window into two regions.
  • a cell is read by applying predetermined, fixed voltages, its source/drain current is resolved into a memory state by comparing with the breakpoint level (or reference current IREF). If the current read is higher than that of the breakpoint level, the cell is determined to be in one logical state (e.g., a "zero" state). On the other hand, if the current is less than that of the breakpoint level, the cell is determined to be in the other logical state (e.g., a "one" state). Thus, such a two-state cell stores one bit of digital information.
  • a reference current source which may be externally programmable, is often provided as part of a memory system to generate the breakpoint level current.
  • flash EEPROM devices are being fabricated with higher and higher density as the state of the semiconductor technology advances.
  • Another method for increasing storage capacity is to have each memory cell store more than two states.
  • the conduction window is partitioned into more than two regions by more than one breakpoint such that each cell is capable of storing more than one bit of data. The information that a given EEPROM array can store is thus increased with the number of states that each cell can store.
  • EEPROM or flash EEPROM with multi-state or multi-level memory cells have been described in U.S. Patent No. 5,172,338.
  • the transistor serving as a memory cell is typically programmed to a
  • hot electron injection a high voltage applied to the drain accelerates electrons across the substrate channel region.
  • control gate pulls the hot electrons through a thin gate dielectric onto the floating gate.
  • tunnel injection a high voltage is applied to the control gate relative to the substrate. In this way, electrons are pulled from the substrate to the intervening floating gate.
  • the memory device may be erased by a number of mechanisms.
  • EPROM the memory is bulk erasable by removing the charge from the floating gate by ultraviolet radiation.
  • a memory cell is electrically erasable, by applying a high voltage to the substrate relative to the control gate so as to induce electrons in the floating gate to tunnel through a thin oxide to the substrate channel region (i.e., Fowler-Nordheim tunneling.)
  • the EEPROM is erasable byte by byte.
  • flash EEPROM the memory is electrically erasable either all at once or one or more blocks at a time, where a block may consist of 512 bytes or more of memory.
  • the memory devices typically comprise one or more memory chips that may be mounted on a card.
  • Each memory chip comprises an array of memory cells supported by peripheral circuits such as decoders and erase, write and read circuits.
  • peripheral circuits such as decoders and erase, write and read circuits.
  • the more sophisticated memory devices operate with an external memory controller that performs intelligent and higher level memory operations and interfacing.
  • non-volatile solid-state memory devices There are many commercially successful non-volatile solid-state memory devices being used today. These memory devices may be flash EEPROM or may employ other types of nonvolatile memory cells. Examples of flash memory and systems and methods of manufacturing them are given in United States patents nos. 5,070,032, 5,095,344, 5,315,541, 5,343,063, and 5,661,053, 5,313,421 and 6,222,762. In particular, flash memory devices with NAND string structures are described in United States patent nos. 5,570,315, 5,903,495, 6,046,935. Also nonvolatile memory devices are also manufactured from memory cells with a dielectric layer for storing charge. Instead of the conductive floating gate elements described earlier, a dielectric layer is used.
  • Such memory devices utilizing dielectric storage element have been described by Eitan et al., "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, vol. 21, no. 11, November 2000, pp. 543-545.
  • An ONO dielectric layer extends across the channel between source and drain diffusions. The charge for one data bit is localized in the dielectric layer adjacent to the drain, and the charge for the other data bit is localized in the dielectric layer adjacent to the source.
  • United States patents nos. 5,768,192 and 6,011,725 disclose a nonvolatile memory cell having a trapping dielectric sandwiched between two silicon dioxide layers. Multi-state data storage is implemented by separately reading the binary states of the spatially separated charge storage regions within the dielectric.
  • the conventional programming technique of using a series of alternating program/verify cycles is to deal with the uncertainty in the programming process in which the cell's threshold voltage grows fast initially in response to a relatively large change in V PGM -
  • the growth slows down and eventually stops as charges programmed into the floating gate act as a shield to diminish the effective electric field for further tunneling of the electrons into the floating gate.
  • the process appears highly non-linear and hence a trial-and-error approach is employed.
  • the disadvantage of the program/verify programming technique is that the verify cycle takes up time and impacts performance. The problem is exacerbated by the implementation of memory cells capable of storing multiple bits. Essentially verify needs to be performed for each of the possible multiple states of a memory cell.
  • the estimation is further refined by using the estimate from a first pass in a second pass.
  • conventional alternating programming and verifications are used to establish a final programming voltage for successfully programming a page.
  • the final programming voltage is linearly scaled back to arrived at an estimated initial programming voltage for the page. This type of scaling is on a gross scale at a page level and does not address the disadvantage of conventional programming and verifying the memory in the field on a cell by cell basis.
  • a nonvolatile memory having an array of memory cells, wherein the memory cells are individually programmable to one of a range of threshold voltage levels
  • a predetermined function that predicts what programming voltage level needs to be applied in order to program a given memory cell to a given target threshold voltage level. In this way, no verify operation needs be performed, thereby greatly improving in the performance of the programming operation.
  • the predetermined function is approximated by a linear function, which proportionally yields a programming voltage level for a given targeted threshold voltage level.
  • the linear function has a slope given by a predetermined average value applicable to the population of cells of the memory array.
  • the linear function is uniquely determined for the given memory cell by predetermining a checkpoint on the linear function for the given memory cell.
  • the checkpoint is based on an actual programming voltage that programs the memory cell to a designated threshold voltage level.
  • the checkpoint preferably corresponds to one of lowest program states of the memory cell.
  • the memory cell is initially programmed to the checkpoint and verified by, for example, the conventional program/verify programming technique. In this way, the checkpoint values of the actual programming voltage necessary to program the memory cell to the designated memory state is determined.
  • the predetermined function is thus calibrated to yield the checkpoint programming voltage value when evaluated at the checkpoint threshold voltage level before being used to determine a programming voltage value for programming the memory cell to the target threshold voltage level.
  • multiple checkpoints may be designated among the range of possible threshold voltage levels supported by the memory cells.
  • Each checkpoint will be used to calibrate a local predetermined function in the vicinity of each checkpoint.
  • the local predetermined function is used to predict a programming voltage level for programming to a targeted threshold voltage level in the vicinity of an associated checkpoint.
  • the predictive programming technique is advantageous in that programming to a target state does not require verify operations.
  • a verify operation is only needed for determining a checkpoint which in general is much less in number than the number of possible memory states.
  • ECC error correction code
  • FIG. 1 illustrates schematically the functional blocks of a non-volatile memory chip in which the present invention may be implemented.
  • FIG. 2 illustrates schematically a non-volatile memory cell.
  • FIG. 3 illustrates the relation between the source-drain current I D and the control gate voltage V CG for four different charges Q1-Q4 that the floating gate may be selectively storing at any one time.
  • FIG. 4 illustrates an example of an NOR array of memory cells.
  • FIG. 5A illustrates schematically a string of memory cells organized into an NAND string.
  • FIG. 5B illustrates an example of an NAND array 200 of memory cells, constituted from NAND strings 50 such as that shown in FIG. 5A.
  • FIG. 6 illustrates a conventional technique for programming a memory cell to a target memory state.
  • FIG. 7 illustrates samples of programming various memory cells in a given memory device and the observed relation between applied programming voltage and threshold voltage level.
  • FIG. 8 illustrates schematically the distribution of the slopes shown in
  • FIG. 7 for a sample of memory cells in a given memory device.
  • FIG. 9 illustrates a preferred embodiment of the predetermined function used to provide the programming voltage needed to program the memory cell to a targeted threshold voltage level.
  • FIG. 10 is a flow diagram illustrating predictive programming according to a general embodiment of the invention.
  • FIG. 11 illustrates the programming voltages in time with the calibration of the predetermined function shown in FIG. 9 followed by the application of it in predictive programming mode.
  • FIG. 12 illustrates schematically the distribution of various memory states of a page of memory cells during the programming process shown in FIG. 11.
  • FIG. 13 is a flow diagram illustrating STEP 300 shown in FIG. 10 to include calibrating the predetermined function for a memory cell using a checkpoint.
  • FIG. 14 illustrates a first example of an embodiment of predictive programming using more than one checkpoint.
  • FIG. 15 illustrates the manner the checkpoints illustrated in FIG. 14 is used to calibrate various associated predetermined functions local to the checkpoints.
  • FIG. 16 illustrates a second example of an embodiment of predictive programming using more than one checkpoint.
  • FIG. 1 to FIG. 5 illustrate example memory systems in which the various aspects of the present invention may be implemented.
  • FIG. 6 illustrates a conventional programming technique.
  • FIG. 7 to FIG. 16 illustrate the various aspects and embodiments of the present invention.
  • FIG. 1 illustrates schematically the functional blocks of a non-volatile memory chip in which the present invention may be implemented.
  • the memory chip 100 includes a two-dimensional array of memory cells 200, control circuitry 210, and peripheral circuits such as decoders, read/write circuits and multiplexers.
  • the memory array 200 is addressable by word lines via row decoders
  • the read/write circuits 270 allow a page of memory cells to be read or programmed in parallel.
  • a page is constituted from a contiguous row of memory cells sharing the same word line.
  • block multiplexers 250 split into 250A and 250B are provided to multiplex the read/write circuits 270 to the individual pages. For example, two pages, respectively formed by odd and even columns of memory cells are multiplexed to the read/write circuits.
  • FIG. 1 illustrates a preferred arrangement in which access to the memory array 200 by the various peripheral circuits is implemented in a symmetric fashion, on opposite sides of the array so that the densities of access lines and circuitry on each side are reduced in half.
  • the row decoder is split into row decoders 230A and 230B and the column decoder into column decoders 260A and 260B.
  • the page multiplexer 250 is split into page multiplexers 250A and 250B.
  • the read/write circuits 270 are split into read/write circuits 270A connecting to bit lines from the bottom and read/write circuits 270B connecting to bit lines from the top of the array 200. In this way, the density of the read/write modules, and therefore that of the sense modules 380, is essentially reduced by one half.
  • the control circuitry 110 is an on-chip controller that cooperates with the read/write circuits 270 to perform memory operations on the memory array 200.
  • the control circuitry 110 typically includes a state machine 112 and other circuits such as an on-chip address decoder and a power control module (not shown explicitly).
  • the state machine 112 provides chip level control of memory operations.
  • the control circuitry is in communication with a host via an external memory controller.
  • the memory array 200 is typically organized as a two-dimensional array of memory cells arranged in rows and columns and addressable by word lines and bit lines.
  • the array can be formed according to an NOR type or an NAND type architecture.
  • FIG. 2 illustrates schematically a non-volatile memory cell.
  • the memory cell 10 can be implemented by a field-effect transistor having a charge storage unit 20, such as a floating gate or a dielectric layer.
  • the memory cell 10 also includes a source 14, a drain 16, and a control gate 30.
  • Typical non- volatile memory cells include EEPROM and flash
  • EEPROM Electrically erasable programmable read-only memory
  • Examples of EEPROM cells and methods of manufacturing them are given in United States patent no. 5,595,924.
  • Examples of flash EEPROM cells, their uses in memory systems and methods of manufacturing them are given in United States patents nos. 5,070,032, 5,095,344, 5,315,541, 5,343,063, 5,661,053, 5,313,421 and 6,222,762.
  • examples of memory devices with NAND cell structures are described in United States patent nos. 5,570,315, 5,903,495, 6,046,935.
  • examples of memory devices utilizing dielectric storage element have been described by Eitan et al., "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell," IEEE Electron Device Letters, vol. 21, no. 11, November 2000, pp. 543-545, and in United States patents nos. 5,768,192 and 6,011,725.
  • the memory state of a cell is usually read by sensing the conduction current across the source and drain electrodes of the cell when a reference voltage is applied to the control gate.
  • a corresponding conduction current with respect to a fixed reference control gate voltage may be detected.
  • the range of charge programmable onto the floating gate defines a corresponding threshold voltage window or a corresponding conduction current window.
  • the threshold voltage for a given memory state under test is set at the control gate and detect if the conduction current is lower or higher than a threshold current.
  • the detection of the conduction current relative to a threshold current is accomplished by examining the rate the conduction current is discharging through the capacitance of the bit line.
  • FIG. 3 illustrates the relation between the source-drain current I D and the control gate voltage V CG for four different charges Q1-Q4 that the floating gate may be selectively storing at any one time.
  • the four solid I D versus V CG curves represent four possible charge levels that can be programmed on a floating gate of a memory cell, respectively corresponding to four possible memory states.
  • the threshold voltage window of a population of cells may range from 0.5V to 3.5V. Seven possible memory states “0", “1", “2", “3”, “4", "5", "6", respectively representing one erased and six programmed states may be demarcated by partitioning the threshold window into five regions in interval of 0.5V each.
  • a reference current IREF of 2 ⁇ A
  • Q4 is in a memory state "5".
  • the more states a memory cell is made to store the more finely divided is its threshold window.
  • a memory device may have memory cells having a threshold window that ranges from -1.5V to 5V. This provides a maximum width of 6.5V. If the memory cell is to store 16 states, each state may occupy from 20OmV to 30OmV in the threshold window. This will require higher precision in programming and reading operations in order to be able to achieve the required resolution.
  • FIG. 4 illustrates an example of an NOR array of memory cells.
  • each row of memory cells are connected by their sources 14 and drains 16 in a daisy-chain manner. This design is sometimes referred to as a virtual ground design.
  • the cells 10 in a row have their control gates 30 connected to a word line, such as word line 42.
  • the cells in a column have their sources and drains respectively connected to selected bit lines, such as bit lines 34 and 36.
  • FIG. 5A illustrates schematically a string of memory cells organized into an NAND string.
  • a pair of select transistors Sl, S2 controls the memory transistors chain's connection to the external via the NAND string's source terminal 54 and drain terminal 56 respectively.
  • the source select transistor Sl when the source select transistor Sl is turned on, the source terminal is coupled to a source line (see FIG. 5B).
  • the drain select transistor S2 is turned on, the drain terminal of the NAND string is coupled to a bit line of the memory array.
  • Each memory transistor 10 in the chain acts as a memory cell. It has a charge storage element 20 to store a given amount of charge so as to represent an intended memory state.
  • a control gate 30 of each memory transistor allows control over read and write operations. As will be seen in FIG. 5B, the control gates 30 of corresponding memory transistors of a row of NAND string are all connected to the same word line. Similarly, a control gate 32 of each of the select transistors S 1 , S2 provides control access to the NAND string via its source terminal 54 and drain terminal 56 respectively. Likewise, the control gates 32 of corresponding select transistors of a row of NAND string are all connected to the same select line.
  • FIG. 5B illustrates an example of an NAND array 200 of memory cells, constituted from NAND strings 50 such as that shown in FIG. 5A.
  • a bit line such as bit line 36 is coupled to the drain terminal 56 of each NAND string.
  • a source line such as source line 34 is couple to the source terminals 54 of each NAND string.
  • the control gates along a row of memory cells in a bank of NAND strings are connected to a word line such as word line 42.
  • the control gates along a row of select transistors in a bank of NAND strings are connected to a select line such as select line 44.
  • An entire row of memory cells in a bank of NAND strings can be addressed by appropriate voltages on the word lines and select lines of the bank of NAND strings.
  • the remaining memory transistors in the string are turned on hard via their associated word lines so that the current flowing through the string is essentially dependent upon the level of charge stored in the cell being read.
  • FIG. 6 illustrates a conventional technique for programming a memory cell to a target memory state.
  • a programming voltage V PGM is applied to the control gate of the memory cell via a coupled word line.
  • the V PGM is a series of programming voltage pulses in the form of a staircase waveform starting from an initial voltage level, V PGMO -
  • the cell under programming is subject to this series of programming voltage pulses, with an attempt each time to add incremental charges to the floating gate.
  • the cell is read back or verified to determine its source-drain current relative to a breakpoint level.
  • the read back process may involve one or more sensing operation. Programming stops for the cell when it has been verified to reach the target state.
  • the programming pulse train used may have increasing period or amplitude in order to counteract the accumulating electrons programmed into the charge storage unit of the memory cell.
  • Programming circuits generally apply a series of programming pulses to a selected word line. In this way, a page of memory cells whose control gates are coupled to the word line can be programmed together. Whenever a memory cell of the page has been programmed to its target state, it is program-inhibited while the other cells continue to be subject to programming until all cells of the page have been program- verified.
  • the conventional programming technique of using a series of alternating program/verify cycles is to deal with the uncertainty in the programming process in which the cell's threshold voltage grows fast initially in response to a relatively large change in V PGM -
  • the growth slows down and eventually stops as charges programmed into the floating gate act as a shield to diminish the effective electric field for further tunneling of the electrons into the floating gate.
  • the process appears highly non-linear and hence a trial-and-error approach is employed.
  • the disadvantage of the program/verify programming technique is that the verify cycle takes up time and impacts performance.
  • the problem is exacerbated by the implementation of memory cells capable of storing multiple bits. Essentially verify needs to be performed for each of the possible multiple states of a memory cell. For a memory with 16 possible memory states, this means each verify step would incur at least 16 sensing operations. In some other schemes it could even be a few times more.
  • MLC multi-level memory cells
  • a nonvolatile memory having an array of memory cells, wherein the memory cells are individually programmable to one of a range of threshold voltage levels
  • a predetermined function that predicts what programming voltage level needs to be applied in order to program a given memory cell to a given target threshold voltage level. In this way, no verify operation needs be performed, thereby greatly improving in the performance of the programming operation.
  • the predetermined function is approximated by a linear function, which proportionally yields a programming voltage level for a given targeted threshold voltage level.
  • the linear function has a slope given by a predetermined average value applicable to the population of cells of the memory array.
  • the linear function is uniquely determined for the given memory cell by predetermining a checkpoint on the linear function for the given memory cell.
  • the checkpoint is based on an actual programming voltage that programs the memory cell to a designated threshold voltage level.
  • the checkpoint preferably corresponds to one of lowest program states of the memory cell.
  • the memory cell is initially programmed to the checkpoint and verified by, for example, the conventional program/verify programming technique. In this way, the checkpoint values of the actual programming voltage necessary to program the memory cell to the designated memory state is determined.
  • the predetermined function is thus calibrated to yield the checkpoint programming voltage value when evaluated at the checkpoint threshold voltage level before being used to determine a programming voltage value for programming the memory cell to the target threshold voltage level.
  • multiple checkpoints may be designated among the range of possible threshold voltage levels supported by the memory cells.
  • Each checkpoint will be used to calibrate a local predetermined function in the vicinity of each checkpoint.
  • the local predetermined function is used to predict a programming voltage level for programming to a targeted threshold voltage level in the vicinity of an associated checkpoint.
  • the predictive programming technique is advantageous in that programming to a target state does not require verify operations. A verify operation is only needed for determining a checkpoint which in general is much less in number than the number of possible memory states. [0068] There will be variations that will cause the predictive programming to yield erroneous results, but these will be statistically predictable errors which can be handled by an appropriate error correction code (“ECC").
  • ECC error correction code
  • FIG. 7 illustrates samples of programming various memory cells in a given memory device and the observed relation between applied programming voltage and threshold voltage level. It can be seen that the programming behavior of individual memory cell is surprisingly linear even across substantial range of the threshold window. Individual cells within an array more or less behave the same way where the change in programmed threshold voltage is substantially proportional to the change in programming voltage level. Due to how deeply erased the individual cells were and other factors, the individual cells may differ by the number of programming pulses to arrive at a designated checkpoint, but the predetermined function for each of the individual cells has a substantially similar slope.
  • FIG. 7 shows an example each of a slow programming cell, a fast programming cell, as well as some examples of medium rate programming cells (solid lines). It can be seen the variation in slopes between the different examples are slight.
  • FIG. 8 illustrates schematically the distribution of the slopes shown in
  • FIG. 7 for a sample of memory cells in a given memory device.
  • the distribution essentially exhibits a normal distribution with a mean slope around 0.9 and a standard deviation approximately of 0.1.
  • the actual programming employed two different programming voltage step sizes. It has been observed that both step sizes yield similar distributions and mean slopes.
  • FIG. 9 illustrates a preferred embodiment of the predetermined function used to provide the programming voltage needed to program the memory cell to a targeted threshold voltage level.
  • the predetermined function is approximated by a linear function where the targeted threshold level V T is given as a function of the programming voltage V PGM by the relation:
  • V x (VP G M) ⁇ Slope> V PGM + V x (O) Equation ( 1 )
  • V PGM (V x ) l/ ⁇ Slope> [V x - V x (O)] ; Equation (2)
  • the mean ⁇ Slope> can be predetermined by testing at the factory samples from similar production batches. For example, the testing may yield ⁇ Slope> to be 0.9.
  • the V x (O) is cell-dependent and is predetermined by a checkpoint from each memory cell prior to a predictive programming of each cell. Once the ⁇ slope> and V x (O) are known, the predetermined function for the memory cell is defined and Equation (2) can be used to obtain the programming voltage level needed to program to a targeted threshold voltage level.
  • FIG. 10 is a flow diagram illustrating predictive programming according to a general embodiment of the invention.
  • STEP 300 Providing a predetermined function for a memory cell under programming, the function yielding programming voltage value as a function of threshold voltage level a memory cell is targeted to be programmed thereto.
  • STEP 310 Programming the memory cell to the target threshold voltage level with a programming voltage having increasing amplitude.
  • the programming voltage is applied to the control gate of the memory cell via a coupled word line.
  • STEP 320 Stopping programming of the memory cell after the programming voltage has substantially reached a value as determined by the predetermined function evaluated at the target threshold voltage level. Typically, a page of memory cells coupled to the same word line is being programmed at the same time. When the memory cell in question has received the value as determined by the predetermined function evaluated at the target threshold voltage level, it is inhibited from further programming despite possible additional programming pulses on the word line for other memory cells of the page.
  • the predetermined function need not be approximated by a linear function. If the predetermined function is to accurately cover a wide range of threshold voltage levels, it can be determined by testing the production batch at the factory and modeled by some suitable function.
  • the memory cell being programmed is one of a page of similar memory cells simultaneously under programming. There will be a predetermined function provided for each memory cell of the page. Since all memory cells of the page share the same word line, once a memory cell of the page has been programmed by the predictive programming voltage, it is inhibited from further programming.
  • the predictive programming mode illustrated in FIG. 10 is preferably implemented in the state machine 112 (see FIG. 1) in the control circuitry 110 that controls memory operations of the memory array 200.
  • FIG. 11 illustrates the programming voltages in time with the calibration of the predetermined function shown in FIG. 9 followed by the application of it in predictive programming mode.
  • a checkpoint(O) for the memory cell is designated to be at a threshold voltage level (checkpoint threshold voltage level) slightly higher than that considered to be associated with the erased state.
  • a series of increasing programming voltage pulses is applied to program the memory cell toward the checkpoint threshold voltage level.
  • the programming mode can be the conventional one of alternately programming and verifying until the checkpoint threshold voltage level is program-verified.
  • the memory cell can subsequently be programmed in the predictive mode using the predetermined function to provide an estimated programming voltage level for a targeted threshold voltage level or for a targeted memory state.
  • the programming voltage step size is adjusted such that each addition pulse will program the memory cell to the next memory state.
  • the pulse size may be 30OmV.
  • one additional pulse will program the memory to State(l)
  • another additional pulse will program the memory to State(2), etc.
  • programming to a given memory state can be reduced to counting the number of states from State(O) and supplying the same number of pulses.
  • a flag may be set once in State(O) and thereafter the memory cell can be programmed by a number of pulses same as the number of states the target state is away from State(O).
  • the pulse size may be 15OmV. In that case, it will take two pulses to program from one memory state to the next adjacent memory state. This will provide finer resolution in the programming, which is useful in some implementations where a margin from the targeted threshold is employed.
  • FIG. 12 illustrates schematically the distribution of various memory states of a page of memory cells during the programming process shown in FIG. 11.
  • the page of memory cells starts off with all the memory cells in an erased state which may in any one of low-lying threshold voltage levels.
  • a series of program/verify cycles e.g., a total of x program pulses plus n*x verifying steps
  • State(O) the x for each memory cell is independent of each other.
  • predictive programming mode commences and each additional pulse will program the memory cell to the next memory state.
  • FIG. 13 is a flow diagram illustrating STEP 300 shown in FIG. 10 to include calibrating the predetermined function for a memory cell using a checkpoint.
  • STEP 302 Designating a checkpoint of the function as a designated checkpoint threshold voltage level programmable by a corresponding checkpoint programming voltage value.
  • STEP 304 Determining the corresponding checkpoint programming voltage value by alternately programming and verifying until the checkpoint threshold voltage level is program-verified.
  • STEP 306 Calibrating the predetermined function to yield the checkpoint programming voltage value when evaluated at the checkpoint threshold voltage level before being used to determine a programming voltage value for programming the memory cell to the target threshold voltage level.
  • FIG. 14 illustrates a first example of an embodiment of predictive programming using more than one checkpoint.
  • every memory state to be programmed by the predictive mode is preceded by a memory state programmed under the checkpoint mode.
  • the checkpoint mode is described in FIG. 13 in STEP 302 and STEP 304. If the memory cell can be progressively programmed into State(O), State(l), State(2), ..., then the even states State(O), State(2), State(4), ... can be designated as checkpoints. These states are reached from a preceding state by the program/verify programming mode (see FIG. 6). From each checkpoint, a predetermined function can be calibrated and used to predictively program the next memory states, e.g., the odd State(l), State(3), State(5), ...
  • FIG. 14 allows programming in predictive mode to be at its most accurate since the predetermined function is recalibrated every other memory state and the cell programming behavior exhibits good linearity at such a short interval. As only every other memory state is programmed in the checkpoint mode, at least half of the verifying operations in convention programming (see FIG. 6) are avoided.
  • FIG. 15 illustrates the manner the checkpoints illustrated in FIG. 14 is used to calibrate various associated predetermined functions local to the checkpoints. It will be seen that all the local predetermined functions are linear and have the same predetermined mean slope.
  • the checkpoint(O) is used to set the boundary condition for the local predetermined function 400.
  • the checkpoint(2) is used to set the boundary condition for the local predetermined function 420 and the checkpoint(4) is used to set the boundary condition for the local predetermined function 440, etc.
  • a local predetermined function can be used to yield the programming voltage level for the next memory state.
  • the local predetermined function 400 is used to yield a programming voltage level for programming the cell to State(l)
  • the local predetermined function 420 is used to yield a programming voltage level for programming the cell to State(3)
  • the local predetermined function 440 is used to yield a programming voltage level for programming the cell to State(5), etc.
  • FIG. 16 illustrates a second example of an embodiment of predictive programming using more than one checkpoint.
  • the second example has a checkpoint designated in every four memory states.
  • a checkpoint(O) is designated at State(O), at State(4), at State(8), etc.
  • the local predetermined function set by checkpoint(O) will be used to predict programming voltages respectively for the next three memory states, namely, State(l), State(2) and State(3).
  • the local predetermined function set by checkpoint(4) will be used to predict programming voltages respectively for the next three memory states, namely, State(5), State(6) and State(7), etc.
  • the predicted programmed voltages resulted from this second example will not be as accurate as that of the first example, but may be sufficient in many applications. It has the advantage of further reducing the number of program- verify operations.
  • the page of memory cells are all programmed close to their respective target states in a first pass. Then a second programming pass will complete the programming to the respective target states.
  • the two-pass approach is used to alleviate program disturb between floating gates of neighboring memory cells. Since the first pass programming does not demand as high precision as the second pass, the first pass can be performed using the predictive programming mode to save time.
  • the second programming pass is also contemplated to employ the predictive programming mode, preferably with more checkpoints in place.
  • the predictive programming mode does not preclude a very slight possibility (estimated to be less than 0.1%) of overshooting a targeted threshold voltage level.
  • the error can be corrected by an implemented error correction code.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Read Only Memory (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)

Abstract

L'invention concerne une mémoire non volatile ayant un ensemble de cellules de mémoire, les cellules de mémoire étant programmables individuellement sur un niveau d'une plage de niveaux de tension de seuil. Cette mémoire non volatile comprend un mode de programmation prédictif dans lequel une fonction prédéterminée prédit quel niveau de tension de programmation doit être appliqué afin de programmer une cellule de mémoire donnée à un niveau de tension de seuil cible donné. De cette façon, aucune opération de vérification n'a besoin d'être effectuée, améliorant ainsi considérablement la performance de l'opération de programmation. Dans un mode de réalisation préféré, la fonction prédéterminée est linéaire et est étalonnée pour chaque cellule de mémoire lors de la programmation par un ou plusieurs points de contrôle. Le point de contrôle est une tension de programmation réelle qui programme la cellule de mémoire en question à un niveau de tension de seuil désigné vérifié.
EP08745369A 2007-04-10 2008-04-09 Mémoire non volatile et procédé et procédé de programmation prédictif Withdrawn EP2135252A2 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/733,694 US7643348B2 (en) 2007-04-10 2007-04-10 Predictive programming in non-volatile memory
US11/733,706 US7551483B2 (en) 2007-04-10 2007-04-10 Non-volatile memory with predictive programming
PCT/US2008/059740 WO2008124760A2 (fr) 2007-04-10 2008-04-09 Mémoire non volatile et procédé et procédé de programmation prédictif

Publications (1)

Publication Number Publication Date
EP2135252A2 true EP2135252A2 (fr) 2009-12-23

Family

ID=39712596

Family Applications (1)

Application Number Title Priority Date Filing Date
EP08745369A Withdrawn EP2135252A2 (fr) 2007-04-10 2008-04-09 Mémoire non volatile et procédé et procédé de programmation prédictif

Country Status (6)

Country Link
EP (1) EP2135252A2 (fr)
JP (1) JP2010524147A (fr)
KR (1) KR20100028019A (fr)
CN (1) CN101711414B (fr)
TW (1) TWI371041B (fr)
WO (1) WO2008124760A2 (fr)

Families Citing this family (78)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007132452A2 (fr) 2006-05-12 2007-11-22 Anobit Technologies Réduction des erreurs de programmation dans des dispositifs de mémoire
US8239735B2 (en) 2006-05-12 2012-08-07 Apple Inc. Memory Device with adaptive capacity
CN103280239B (zh) 2006-05-12 2016-04-06 苹果公司 存储设备中的失真估计和消除
KR101202537B1 (ko) 2006-05-12 2012-11-19 애플 인크. 메모리 디바이스를 위한 결합된 왜곡 추정 및 에러 보정 코딩
WO2008026203A2 (fr) 2006-08-27 2008-03-06 Anobit Technologies Estimation de distorsion non linéaire dans des dispositifs à mémoire
WO2008053473A2 (fr) 2006-10-30 2008-05-08 Anobit Technologies Ltd. Lecture de cellule de mémoire en utilisant une approximation successive
US7975192B2 (en) 2006-10-30 2011-07-05 Anobit Technologies Ltd. Reading memory cells using multiple thresholds
US7924648B2 (en) 2006-11-28 2011-04-12 Anobit Technologies Ltd. Memory power and performance management
US8151163B2 (en) 2006-12-03 2012-04-03 Anobit Technologies Ltd. Automatic defect management in memory devices
US7706182B2 (en) 2006-12-03 2010-04-27 Anobit Technologies Ltd. Adaptive programming of analog memory cells using statistical characteristics
US7900102B2 (en) 2006-12-17 2011-03-01 Anobit Technologies Ltd. High-speed programming of memory devices
US8151166B2 (en) 2007-01-24 2012-04-03 Anobit Technologies Ltd. Reduction of back pattern dependency effects in memory devices
US7751240B2 (en) 2007-01-24 2010-07-06 Anobit Technologies Ltd. Memory device with negative thresholds
WO2008111058A2 (fr) 2007-03-12 2008-09-18 Anobit Technologies Ltd. Estimation adaptative de seuils de lecture de cellules mémoires
US8001320B2 (en) 2007-04-22 2011-08-16 Anobit Technologies Ltd. Command interface for memory devices
US8234545B2 (en) 2007-05-12 2012-07-31 Apple Inc. Data storage with incremental redundancy
WO2008139441A2 (fr) 2007-05-12 2008-11-20 Anobit Technologies Ltd. Dispositif de mémoire à unité de traitement de signal interne
US7925936B1 (en) 2007-07-13 2011-04-12 Anobit Technologies Ltd. Memory device with non-uniform programming levels
US8259497B2 (en) 2007-08-06 2012-09-04 Apple Inc. Programming schemes for multi-level analog memory cells
US8174905B2 (en) 2007-09-19 2012-05-08 Anobit Technologies Ltd. Programming orders for reducing distortion in arrays of multi-level analog memory cells
US7773413B2 (en) 2007-10-08 2010-08-10 Anobit Technologies Ltd. Reliable data storage in analog memory cells in the presence of temperature variations
US8068360B2 (en) 2007-10-19 2011-11-29 Anobit Technologies Ltd. Reading analog memory cells using built-in multi-threshold commands
US8527819B2 (en) 2007-10-19 2013-09-03 Apple Inc. Data storage in analog memory cell arrays having erase failures
US8000141B1 (en) 2007-10-19 2011-08-16 Anobit Technologies Ltd. Compensation for voltage drifts in analog memory cells
KR101509836B1 (ko) 2007-11-13 2015-04-06 애플 인크. 멀티 유닛 메모리 디바이스에서의 메모리 유닛의 최적화된 선택
US8225181B2 (en) 2007-11-30 2012-07-17 Apple Inc. Efficient re-read operations from memory devices
US8209588B2 (en) 2007-12-12 2012-06-26 Anobit Technologies Ltd. Efficient interference cancellation in analog memory cell arrays
US8456905B2 (en) 2007-12-16 2013-06-04 Apple Inc. Efficient data storage in multi-plane memory devices
US8085586B2 (en) 2007-12-27 2011-12-27 Anobit Technologies Ltd. Wear level estimation in analog memory cells
US8156398B2 (en) 2008-02-05 2012-04-10 Anobit Technologies Ltd. Parameter estimation based on error correction code parity check equations
US7924587B2 (en) 2008-02-21 2011-04-12 Anobit Technologies Ltd. Programming of analog memory cells using a single programming pulse per state transition
US7864573B2 (en) 2008-02-24 2011-01-04 Anobit Technologies Ltd. Programming analog memory cells for reduced variance after retention
US8230300B2 (en) 2008-03-07 2012-07-24 Apple Inc. Efficient readout from analog memory cells using data compression
US8400858B2 (en) 2008-03-18 2013-03-19 Apple Inc. Memory device with reduced sense time readout
US8059457B2 (en) 2008-03-18 2011-11-15 Anobit Technologies Ltd. Memory device with multiple-accuracy read commands
JP5529858B2 (ja) * 2008-06-12 2014-06-25 サンディスク テクノロジィース インコーポレイテッド インデックスプログラミングおよび削減されたベリファイを有する不揮発性メモリおよび方法
US7995388B1 (en) 2008-08-05 2011-08-09 Anobit Technologies Ltd. Data storage using modified voltages
US7924613B1 (en) 2008-08-05 2011-04-12 Anobit Technologies Ltd. Data storage in analog memory cells with protection against programming interruption
US8169825B1 (en) 2008-09-02 2012-05-01 Anobit Technologies Ltd. Reliable data storage in analog memory cells subjected to long retention periods
US8949684B1 (en) 2008-09-02 2015-02-03 Apple Inc. Segmented data storage
US8000135B1 (en) 2008-09-14 2011-08-16 Anobit Technologies Ltd. Estimation of memory cell read thresholds by sampling inside programming level distribution intervals
US8482978B1 (en) 2008-09-14 2013-07-09 Apple Inc. Estimation of memory cell read thresholds by sampling inside programming level distribution intervals
US8239734B1 (en) 2008-10-15 2012-08-07 Apple Inc. Efficient data storage in storage device arrays
US8261159B1 (en) 2008-10-30 2012-09-04 Apple, Inc. Data scrambling schemes for memory devices
US8208304B2 (en) 2008-11-16 2012-06-26 Anobit Technologies Ltd. Storage at M bits/cell density in N bits/cell analog memory cell devices, M>N
US8174857B1 (en) 2008-12-31 2012-05-08 Anobit Technologies Ltd. Efficient readout schemes for analog memory cell devices using multiple read threshold sets
US8248831B2 (en) 2008-12-31 2012-08-21 Apple Inc. Rejuvenation of analog memory cells
US8924661B1 (en) 2009-01-18 2014-12-30 Apple Inc. Memory system including a controller and processors associated with memory devices
US8228701B2 (en) 2009-03-01 2012-07-24 Apple Inc. Selective activation of programming schemes in analog memory cell arrays
US8832354B2 (en) 2009-03-25 2014-09-09 Apple Inc. Use of host system resources by memory controller
US8259506B1 (en) 2009-03-25 2012-09-04 Apple Inc. Database of memory read thresholds
US8238157B1 (en) 2009-04-12 2012-08-07 Apple Inc. Selective re-programming of analog memory cells
US8479080B1 (en) 2009-07-12 2013-07-02 Apple Inc. Adaptive over-provisioning in memory systems
US8495465B1 (en) 2009-10-15 2013-07-23 Apple Inc. Error correction coding over multiple memory pages
US8223556B2 (en) * 2009-11-25 2012-07-17 Sandisk Technologies Inc. Programming non-volatile memory with a reduced number of verify operations
US8677054B1 (en) 2009-12-16 2014-03-18 Apple Inc. Memory management schemes for non-volatile memory devices
US8694814B1 (en) 2010-01-10 2014-04-08 Apple Inc. Reuse of host hibernation storage space by memory controller
US8572311B1 (en) 2010-01-11 2013-10-29 Apple Inc. Redundant data storage in multi-die memory systems
US8694853B1 (en) 2010-05-04 2014-04-08 Apple Inc. Read commands for reading interfering memory cells
US8572423B1 (en) 2010-06-22 2013-10-29 Apple Inc. Reducing peak current in memory systems
US8595591B1 (en) 2010-07-11 2013-11-26 Apple Inc. Interference-aware assignment of programming levels in analog memory cells
US9104580B1 (en) 2010-07-27 2015-08-11 Apple Inc. Cache memory for hybrid disk drives
US8767459B1 (en) 2010-07-31 2014-07-01 Apple Inc. Data storage in analog memory cells across word lines using a non-integer number of bits per cell
US8856475B1 (en) 2010-08-01 2014-10-07 Apple Inc. Efficient selection of memory blocks for compaction
US8493781B1 (en) 2010-08-12 2013-07-23 Apple Inc. Interference mitigation using individual word line erasure operations
US8694854B1 (en) 2010-08-17 2014-04-08 Apple Inc. Read threshold setting based on soft readout statistics
US9021181B1 (en) 2010-09-27 2015-04-28 Apple Inc. Memory management for unifying memory cell conditions by using maximum time intervals
US8681562B2 (en) 2011-01-10 2014-03-25 Micron Technology, Inc. Memories and methods of programming memories
JP2014053060A (ja) 2012-09-07 2014-03-20 Toshiba Corp 半導体記憶装置及びその制御方法
KR102449196B1 (ko) * 2016-01-15 2022-09-29 삼성전자주식회사 비휘발성 메모리 장치 및 비휘발성 메모리 장치의 프로그램 방법
JP6539608B2 (ja) * 2016-03-15 2019-07-03 東芝メモリ株式会社 半導体記憶装置
CN110556145A (zh) * 2018-06-01 2019-12-10 北京兆易创新科技股份有限公司 一种存储单元的编程方法、装置、电子设备及存储介质
CN110556146A (zh) * 2018-06-01 2019-12-10 北京兆易创新科技股份有限公司 一种存储单元的编程方法、装置、电子设备及存储介质
CN110556150A (zh) * 2018-06-01 2019-12-10 北京兆易创新科技股份有限公司 一种存储单元的编程方法、装置、电子设备及存储介质
KR102700420B1 (ko) * 2018-09-17 2024-08-30 에스케이하이닉스 주식회사 메모리 시스템 및 그것의 동작방법
CN110610739B (zh) * 2019-09-17 2021-06-18 珠海创飞芯科技有限公司 一种阈值电压调节方法
US11556416B2 (en) 2021-05-05 2023-01-17 Apple Inc. Controlling memory readout reliability and throughput by adjusting distance between read thresholds
US11847342B2 (en) 2021-07-28 2023-12-19 Apple Inc. Efficient transfer of hard data and confidence levels in reading a nonvolatile memory

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5729489A (en) * 1995-12-14 1998-03-17 Intel Corporation Programming flash memory using predictive learning methods

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0453096A (ja) * 1990-06-19 1992-02-20 Toshiba Corp アナログ記憶装置
EP0913832B1 (fr) * 1997-11-03 2003-07-23 STMicroelectronics S.r.l. Méthode de programmation multi-niveaux pour mémoire non-volatile, et mémoire non-volatile
DE69927967T2 (de) * 1999-08-03 2006-07-27 Stmicroelectronics S.R.L., Agrate Brianza Programmierungverfahren eines nichtflüchtigen Multibit Speichers durch Regelung der Gatespannung
US6504760B1 (en) * 2001-06-22 2003-01-07 Intel Corporation Charging a capacitance of a memory cell and charger
US7042766B1 (en) * 2004-07-22 2006-05-09 Spansion, Llc Method of programming a flash memory device using multilevel charge storage

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5729489A (en) * 1995-12-14 1998-03-17 Intel Corporation Programming flash memory using predictive learning methods

Also Published As

Publication number Publication date
JP2010524147A (ja) 2010-07-15
TWI371041B (en) 2012-08-21
CN101711414A (zh) 2010-05-19
TW200907975A (en) 2009-02-16
KR20100028019A (ko) 2010-03-11
WO2008124760A2 (fr) 2008-10-16
CN101711414B (zh) 2013-06-26
WO2008124760A3 (fr) 2008-11-27

Similar Documents

Publication Publication Date Title
US7965562B2 (en) Predictive programming in non-volatile memory
US7551483B2 (en) Non-volatile memory with predictive programming
WO2008124760A2 (fr) Mémoire non volatile et procédé et procédé de programmation prédictif
US7826271B2 (en) Nonvolatile memory with index programming and reduced verify
US8300458B2 (en) Nonvolatile memory with correlated multiple pass programming
US7800945B2 (en) Method for index programming and reduced verify in nonvolatile memory
US9324418B2 (en) Nonvolatile memory and method for improved programming with reduced verify
EP2335244B1 (fr) Mémoire non volatile et procédé avec vérification de programme réduite en ignorant les bits de programmation les plus rapides et/ou les plus lents
US8374031B2 (en) Techniques for the fast settling of word lines in NAND flash memory
US7715235B2 (en) Non-volatile memory and method for ramp-down programming
US7796435B2 (en) Method for correlated multiple pass programming in nonvolatile memory
EP2289069B1 (fr) Mémoire non volatile et procédé avec programmation indexée et vérification réduite
EP2297739B1 (fr) Mémoire non volatile et procédé pour une programmation à multiples passages corrélés

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20091007

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

17Q First examination report despatched

Effective date: 20111102

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: SANDISK TECHNOLOGIES INC.

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

DAX Request for extension of the european patent (deleted)
18D Application deemed to be withdrawn

Effective date: 20120313