EP1992013A2 - Method and apparatus for thermal processing structures formed on a substrate - Google Patents
Method and apparatus for thermal processing structures formed on a substrateInfo
- Publication number
- EP1992013A2 EP1992013A2 EP07757396A EP07757396A EP1992013A2 EP 1992013 A2 EP1992013 A2 EP 1992013A2 EP 07757396 A EP07757396 A EP 07757396A EP 07757396 A EP07757396 A EP 07757396A EP 1992013 A2 EP1992013 A2 EP 1992013A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- substrate
- region
- electromagnetic energy
- regions
- amount
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 505
- 238000000034 method Methods 0.000 title claims abstract description 184
- 238000012545 processing Methods 0.000 title claims abstract description 67
- 239000000463 material Substances 0.000 claims description 164
- 238000002844 melting Methods 0.000 claims description 62
- 230000008018 melting Effects 0.000 claims description 62
- 239000011248 coating agent Substances 0.000 claims description 49
- 238000000576 coating method Methods 0.000 claims description 49
- 230000005855 radiation Effects 0.000 claims description 46
- 239000004065 semiconductor Substances 0.000 claims description 38
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 35
- 229910052710 silicon Inorganic materials 0.000 claims description 35
- 239000010703 silicon Substances 0.000 claims description 35
- 230000005670 electromagnetic radiation Effects 0.000 claims description 20
- 239000000155 melt Substances 0.000 claims description 19
- 230000008093 supporting effect Effects 0.000 claims description 19
- 238000004891 communication Methods 0.000 claims description 17
- 229910052732 germanium Inorganic materials 0.000 claims description 17
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 17
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 13
- 238000000151 deposition Methods 0.000 claims description 13
- 229910052799 carbon Inorganic materials 0.000 claims description 12
- 238000005275 alloying Methods 0.000 claims description 11
- 229910052785 arsenic Inorganic materials 0.000 claims description 11
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 11
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 10
- 229910052787 antimony Inorganic materials 0.000 claims description 10
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 claims description 10
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 claims description 8
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 8
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 8
- 238000010521 absorption reaction Methods 0.000 claims description 8
- 229910052733 gallium Inorganic materials 0.000 claims description 8
- 238000010438 heat treatment Methods 0.000 claims description 8
- 229910052718 tin Inorganic materials 0.000 claims description 8
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 6
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 6
- 238000001816 cooling Methods 0.000 claims description 6
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 6
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 6
- 239000010936 titanium Substances 0.000 claims description 6
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 claims description 5
- 239000000377 silicon dioxide Substances 0.000 claims description 5
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 claims description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 4
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 4
- 239000012530 fluid Substances 0.000 claims description 4
- 235000012239 silicon dioxide Nutrition 0.000 claims description 4
- 229910052715 tantalum Inorganic materials 0.000 claims description 4
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 claims description 4
- 229910052719 titanium Inorganic materials 0.000 claims description 4
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 3
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 3
- 229910052796 boron Inorganic materials 0.000 claims description 3
- 239000011521 glass Substances 0.000 claims description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 3
- 229910000927 Ge alloy Inorganic materials 0.000 claims description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 2
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 claims description 2
- AXQKVSDUCKWEKE-UHFFFAOYSA-N [C].[Ge].[Si] Chemical compound [C].[Ge].[Si] AXQKVSDUCKWEKE-UHFFFAOYSA-N 0.000 claims description 2
- 229910052782 aluminium Inorganic materials 0.000 claims description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 2
- 229910003481 amorphous carbon Inorganic materials 0.000 claims description 2
- 229910052786 argon Inorganic materials 0.000 claims description 2
- 239000010941 cobalt Substances 0.000 claims description 2
- 229910017052 cobalt Inorganic materials 0.000 claims description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 2
- 229940104869 fluorosilicate Drugs 0.000 claims description 2
- 229910052738 indium Inorganic materials 0.000 claims description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 2
- 229910052743 krypton Inorganic materials 0.000 claims description 2
- DNNSSWSSYDEUBZ-UHFFFAOYSA-N krypton atom Chemical compound [Kr] DNNSSWSSYDEUBZ-UHFFFAOYSA-N 0.000 claims description 2
- 229910052698 phosphorus Inorganic materials 0.000 claims description 2
- 239000011574 phosphorus Substances 0.000 claims description 2
- 229910052707 ruthenium Inorganic materials 0.000 claims description 2
- 229910052724 xenon Inorganic materials 0.000 claims description 2
- FHNFHKCVQCLJFQ-UHFFFAOYSA-N xenon atom Chemical compound [Xe] FHNFHKCVQCLJFQ-UHFFFAOYSA-N 0.000 claims description 2
- 229910002601 GaN Inorganic materials 0.000 claims 4
- 229910005540 GaP Inorganic materials 0.000 claims 4
- HMDDXIMCDZRSNE-UHFFFAOYSA-N [C].[Si] Chemical compound [C].[Si] HMDDXIMCDZRSNE-UHFFFAOYSA-N 0.000 claims 2
- 229910002804 graphite Inorganic materials 0.000 claims 1
- 239000010439 graphite Substances 0.000 claims 1
- 229910052757 nitrogen Inorganic materials 0.000 claims 1
- 230000008569 process Effects 0.000 abstract description 104
- 239000002019 doping agent Substances 0.000 abstract description 43
- 238000000137 annealing Methods 0.000 abstract description 24
- 230000007547 defect Effects 0.000 abstract description 12
- 238000009792 diffusion process Methods 0.000 abstract description 11
- 230000001965 increasing effect Effects 0.000 abstract description 7
- 238000010309 melting process Methods 0.000 abstract description 3
- 238000009827 uniform distribution Methods 0.000 abstract description 2
- 230000003287 optical effect Effects 0.000 description 16
- 235000012431 wafers Nutrition 0.000 description 16
- 230000006870 function Effects 0.000 description 12
- 238000012986 modification Methods 0.000 description 12
- 230000004048 modification Effects 0.000 description 12
- 238000002310 reflectometry Methods 0.000 description 10
- 238000005229 chemical vapour deposition Methods 0.000 description 8
- 239000013078 crystal Substances 0.000 description 8
- 239000007943 implant Substances 0.000 description 8
- 238000000231 atomic layer deposition Methods 0.000 description 7
- 239000013590 bulk material Substances 0.000 description 7
- 230000000694 effects Effects 0.000 description 7
- 230000008859 change Effects 0.000 description 6
- 238000010884 ion-beam technique Methods 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 238000005137 deposition process Methods 0.000 description 5
- 238000010894 electron beam technology Methods 0.000 description 5
- 238000002513 implantation Methods 0.000 description 5
- 239000000126 substance Substances 0.000 description 4
- 229910045601 alloy Inorganic materials 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- 229910021417 amorphous silicon Inorganic materials 0.000 description 3
- 150000001875 compounds Chemical class 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 230000001976 improved effect Effects 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 230000010287 polarization Effects 0.000 description 3
- 238000005498 polishing Methods 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- 238000005280 amorphization Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 230000001066 destructive effect Effects 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 230000001939 inductive effect Effects 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 238000007788 roughening Methods 0.000 description 2
- 230000035939 shock Effects 0.000 description 2
- 238000010301 surface-oxidation reaction Methods 0.000 description 2
- 230000002123 temporal effect Effects 0.000 description 2
- 238000009834 vaporization Methods 0.000 description 2
- 230000008016 vaporization Effects 0.000 description 2
- IDCLTMRSSAXUNY-UHFFFAOYSA-N 5-hydroxylansoprazole Chemical class CC1=C(OCC(F)(F)F)C=CN=C1CS(=O)C1=NC2=CC(O)=CC=C2N1 IDCLTMRSSAXUNY-UHFFFAOYSA-N 0.000 description 1
- 229910020750 SixGey Inorganic materials 0.000 description 1
- 238000002835 absorbance Methods 0.000 description 1
- 239000002194 amorphous carbon material Substances 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 239000012809 cooling fluid Substances 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000005224 laser annealing Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 238000012805 post-processing Methods 0.000 description 1
- 238000004886 process control Methods 0.000 description 1
- 238000012163 sequencing technique Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000007711 solidification Methods 0.000 description 1
- 230000008023 solidification Effects 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 238000010897 surface acoustic wave method Methods 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 239000013598 vector Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
- H01L21/823425—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures manufacturing common source or drain regions between a plurality of conductor-insulator-semiconductor structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
Definitions
- Embodiments of the present invention generally relate to a method of manufacturing a semiconductor device. More particularly, the invention is directed to a method of thermally processing a substrate.
- the wafer is typically heated to high temperatures so that various chemical and physical reactions can take place in multiple IC devices defined in the wafer.
- favorable electrical performance of the IC devices requires implanted regions to be annealed.
- Annealing recreates a more crystalline structure from regions of the wafer that were previously made amorphous, and activates dopants by incorporating their atoms into the crystalline lattice of the substrate, or wafer.
- Thermal processes such as annealing, require providing a relatively large amount of thermal energy to the wafer in a short amount of time, and thereafter rapidly cooling the wafer to terminate the thermal process. Examples of thermal processes currently in use include Rapid Thermal Processing (RTP) and impulse (spike) annealing.
- RTP Rapid Thermal Processing
- impulse spike
- thermal processes heat the substrates under controlled conditions according to a predetermined thermal recipe.
- These thermal recipes fundamentally consist of a temperature that the semiconductor substrate must be heated to the rate of change of temperature, i.e., the temperature ramp-up and ramp-down rates and the time that the thermal processing system remains at a particular temperature.
- thermal recipes may require the substrate to be heated from room temperature to distinct temperatures of 1200 0 C or more, for processing times at each distinct temperature ranging up to 60 seconds, or more.
- the amount of time that each semiconductor substrate is subjected to high temperatures must be restricted.
- the temperature ramp rates are preferably high. In other words, it is desirable to be able to adjust the temperature of the substrate from a low to a high temperature, or visa versa, in as short a time as possible.
- RTP Rapid Thermal Processing
- typical temperature ramp-up rates range from 200 to 40O 0 CVs, as compared to 5-15°C/minute for conventional furnaces.
- Typical ramp-down rates are in the range of 80-150°C/s.
- a drawback of RTP is that it heats the entire wafer even though the IC devices reside only in the top few microns of the silicon wafer. This limits how fast one can heat up and cool down the wafer.
- heat can only dissipate into the surrounding space or structures.
- today's state of the art RTP systems struggle to achieve a 400°C/s ramp-up rate and a 150°C/s ramp- down rate.
- the present invention generally provide a method of thermally processing a substrate, comprising modifying one or more regions in a substrate formed from a first material by disposing a second material within the one or more regions, wherein modifying one or more regions in a substrate with the second material is adapted to lower the melting point of the first material contained within the one or more regions, disposing a third material within the one or more regions in the substrate, and delivering an amount of electromagnetic energy to a surface of a substrate which is in thermal communication with the one or more regions, wherein the amount of electromagnetic energy is adapted to cause the first material within the one or more regions to melt.
- Embodiments of the invention further provide a method of thermally processing a substrate, comprising providing a substrate that has one or more first regions that have been modified so that the melting point of the material contained within each of the first regions melts at a lower temperature than the material contained within a second region of the substrate, wherein the second region and each of the first regions are generally adjacent to a surface of the substrate, depositing a coating over the surface of the substrate, wherein the coating has a different absorption and reflection coefficient than that surface of the substrate, removing a portion of the coating from the surface of the substrate that is generally adjacent to each of the first regions or the second region, and delivering an amount of electromagnetic energy to an area on the surface of the substrate that contains the one or more first regions and the second region, wherein the amount of electromagnetic energy preferentially melts the material within the one or more first regions.
- Embodiments of the invention further provide a method of thermally processing a semiconductor substrate, comprising providing a substrate formed from a substrate material, forming a buried region made of a first material on a surface of the substrate, wherein the first material has a first thermal conductivity, depositing a second layer made of a second material over the buried region, wherein the second material has a second thermal conductivity, forming a semiconductor device on the surface of the substrate, wherein a portion of the formed semiconductor device contains a portion of the second layer, and delivering an amount of electromagnetic energy to a surface of a substrate which is in thermal communication with the second layer, wherein the amount of electromagnetic energy is adapted to cause a portion of the second material in thermal communication with the buried region to reach its melting point.
- Embodiments of the invention further provide a method of thermally processing a substrate, comprising positioning a substrate on a substrate support, wherein the substrate has a plurality of features formed on a surface of the substrate that contain a first region and a second region, depositing a coating over the first and second regions, wherein the material from which the coating is formed has a desired heat capacity, removing a portion of the coating so that the thickness of the coating over the first region has a desired thickness, wherein the average heat capacity across the substrate surface after removing a portion of the coating is generally uniform, and delivering an amount of electromagnetic energy to an area that contains the first region and the second region, wherein the amount of electromagnetic energy causes the material within the first region to melt.
- Embodiments of the invention further provide a method of thermally processing a substrate, comprising providing a substrate that has a first feature and a second feature formed on a surface of the substrate, wherein the second feature contains a first region and a second region, positioning the substrate on a substrate support, depositing a coating over the first and second features, removing a portion of the coating so that the coating is disposed over the second region and a surface of the first feature is exposed, and delivering an amount of electromagnetic energy to an area that contains the first feature and the second feature, wherein the amount of electromagnetic energy causes the material within the first region of the second feature to melt.
- Embodiments of the invention further provide a method of thermally processing a substrate, comprising delivering a first amount of electromagnetic energy at one or more desired wavelengths to a rear surface of the substrate to cause a material in one or more regions generally adjacent to a front surface of the substrate to melt, wherein the rear surface and the front surface are on opposite sides of the substrate and the front surface of the substrate contains one or more semiconductor devices formed thereon.
- Embodiments of the invention further provide a method of thermally processing a substrate, comprising delivering a first amount of electromagnetic energy to a first region on a surface of a substrate, wherein the first amount of electromagnetic energy causes the substrate material within the first region to melt and cause the crystalline substrate material to become amorphous, implanting a second material within the amorphous first region, and delivering a second amount of electromagnetic energy to the first region, wherein the second amount of electromagnetic energy causes the material within the first regions to melt.
- Embodiments of the invention further provide an apparatus for thermally processing a semiconductor substrate, comprising a substrate support having a substrate supporting surface, a heating element that is adapted to heat a substrate disposed on the substrate support, and an intense light source that is adapted to deliver an amount of radiation to a region on a surface of the substrate disposed on the substrate supporting surface.
- Embodiments of the invention further provide an apparatus for thermally processing a semiconductor substrate, comprising an first intense light source that is adapted to deliver a first amount of energy to a region on a surface of the substrate disposed on a substrate supporting surface, a second intense light source that is adapted to deliver a second amount of energy to the region on the surface of the substrate disposed on the substrate supporting surface, and a controller that is adapted to monitor the first amount of energy delivered to the region on the surface of the substrate and control the time between the delivery of the first amount and second amount of energy and the magnitude of the second amount of energy to achieve a desired temperature in the region.
- Embodiments of the invention further provide an apparatus for thermally processing a semiconductor substrate, comprising a substrate support having a substrate supporting surface and an aperture formed in the substrate support, and a first light source that is adapted to deliver an amount of radiation to a first area of the substrate through the aperture formed in the substrate support and a rear surface of the substrate which is opposite to a front surface of the substrate, wherein the front surface of the substrate contains one or more semiconductor devices formed thereon and the amount of radiation is adapted to melt a region contained within the first area.
- Embodiments of the invention further provide a method of thermally processing a substrate, comprising positioning a substrate on a substrate support, and delivering a plurality of electromagnetic energy pulses to first area on a surface of a substrate that is in thermal communication with a first region of the substrate, wherein delivering a plurality of electromagnetic energy pulses comprises delivering a first pulse of electromagnetic energy to the surface of the substrate, delivering a second pulse of electromagnetic energy to the surface of the substrate, and adjusting the time between the start of the first pulse and the start of the second pulse so that the material contained in the first region melts.
- Embodiments of the invention further provide a method of thermally processing a substrate, comprising positioning a substrate on a substrate support, and delivering electromagnetic energy to a surface of a substrate that is in thermal communication with a first region and a second region of the substrate, wherein delivering electromagnetic energy comprises delivering a first amount of electromagnetic energy at a first wavelength to preferentially melt a material contained in the first region rather than the second region, and delivering a second amount of electromagnetic energy at a second wavelength to preferentially melt the material contained in the first region rather than the second region, wherein the delivering a second amount of electromagnetic energy and the delivering a first amount of electromagnetic energy overlap in time.
- Embodiments of the invention further provide a method of thermally processing a substrate, comprising positioning a substrate on a substrate support, and delivering electromagnetic energy to a surface of a substrate that is in thermal communication with a first region and second region of the substrate, wherein delivering electromagnetic energy comprises adjusting the shape of a pulse of electromagnetic energy as a function of time to preferentially melt the material contained in the first region.
- Figure 1 illustrates an isometric view of an energy source that is adapted to project an amount of energy on a defined region of the substrate described within an embodiment herein;
- Figures 2A-2F illustrate a schematic side view of a region on a surface of a substrate described within an embodiment herein;
- Figure 3A illustrate a graph of concentration versus depth into a region of a substrate illustrated in Figure 2A that is within an embodiment herein;
- Figure 3B illustrate a graph of concentration versus depth into a region of a substrate illustrated in Figure 2B that is within an embodiment herein
- Figure 3C illustrate a graph of concentration versus depth into a region of a substrate illustrated in Figure 2C that is within an embodiment herein;
- FIGS 4A-4G schematic diagrams of electromagnetic energy pulses described within an embodiment herein;
- Figures 5A-5C illustrate a schematic side view of a region on a surface of a substrate described within an embodiment herein;
- Figure 6A illustrate methods of forming one or more desired layers on a surface of the substrate described within an embodiment contained herein;
- Figures 6B-6D illustrate schematic side views of a region of a substrate described in conjunction with the method illustrated in Figure 6A that is within an embodiment described herein;
- Figure 6E illustrate methods of forming one or more desired layers on a surface of the substrate described within an embodiment contained herein;
- Figures 6F-6G illustrate schematic side views of a region of a substrate described in conjunction with the method illustrated in Figure 6E that is within an embodiment described herein;
- Figure 7 illustrates a schematic side view of a region on the surface of a substrate described within an embodiment herein;
- Figure 8 illustrates a schematic side view of a region on the surface of a substrate described within an embodiment herein.
- Figure 9 illustrates a schematic side view of system that has an energy source that is adapted to project an amount of energy on a defined region of the substrate described within an embodiment herein;.
- the present invention generally improves the performance of the implant anneal steps used in the process of manufacturing a semiconductor devices on a substrate.
- the methods of the present invention may be used to preferentially anneal selected regions of a substrate by delivering enough energy to the selected regions to cause them to re-melt and solidify.
- substrate materials include, but are not limited to semiconductors, such as silicon (Si) and germanium (Ge), as well as other compounds that exhibit semiconducting properties.
- semiconductor compounds generally include group IM-V and group M-VI compounds.
- IM-V semiconductor compounds include, but are not limited to, gallium arsenide (GaAs), gallium phosphide (GaP), and gallium nitride (GaN).
- semiconductor substrates include bulk semiconductor substrates as well as substrates having deposited layers disposed thereon.
- the deposited layers in some semiconductor substrates processed by the methods of the present invention are formed by either homoepitaxial (e.g., silicon on silicon) or heteroepitaxial ⁇ e.g., GaAs on silicon) growth.
- the methods of the present invention may be used with gallium arsenide and gallium nitride substrates formed by heteroepitaxial methods.
- the invented methods can also be applied to form integrated devices, such as thin-film transistors (TFTs), on relatively thin crystalline silicon layers formed on insulating substrates ⁇ e.g., silicon-on- insulator [SOI] substrates).
- TFTs thin-film transistors
- an amount of energy is delivered to the surface of the substrate to preferentially melt certain desired regions of the substrate to remove unwanted damage created from prior processing steps (e.g., crystal damage from implant processes), more evenly distribute dopants in various regions of the substrate, and/or activate various regions of the substrate.
- the preferential melting processes will allow more uniform distribution of the dopants in the melted region, due to the increased diffusion rate and solubility of the dopant atoms in the moltent region of the substrate.
- the creation of a melted region thus allows: 1 ) the dopant atoms to redistribute more uniformly, 2) defects created in prior processing steps to be removed, and 3) regions that have hyper-abrupt dopant concentrations to be formed.
- the gradient in dopant concentration in a region that has a hyper- abrupt dopant concentrations is very large (e.g., ⁇ 2 nm/decade of concentration) as the concentration rapidly changes from one region to another in the device.
- Use of the techniques described herein allows junctions to be formed that contain higher dopant concentrations than conventional devices, since the common negative attributes of the formed junctions, such as an increase in the concentration of defects in the substrate material by the increase in doping level, can be easily reduced to an acceptable level by use of the processing techniques described herein.
- the higher dopant levels and abrupt changes in the dopant concentration can thus increase the conductivity of various regions of the substrate, thus improving device speed without negatively affecting device yield, while minimizing the diffusion of dopants into various regions of the substrate.
- the resultant higher dopant concentration increases the conductivity of the formed device and improves its performance.
- devices that are formed using an RTP process will not use a dopant concentration greater than about 1 x 10 15 atoms/cm 2 , since the higher dopant concentrations cannot readily diffuse into the bulk material of the substrate during typical RTP processes and will instead result in clusters of dopant atoms and other types of defects.
- dopant up to 5-10 times more dopant, i.e., 1 X 10 16 atoms/cm 2
- dopant may be successfully incorporated into the desired substrate surface, since regions of the substrate are preferentially melted so that the dopants will become more evenly distributed throughout the liquid before the liquefied regions solidify.
- Figure 1 illustrates an isometric view of one embodiment of the invention where an energy source 20 is adapted to project an amount of energy on a defined region, or a anneal region 12, of the substrate 10 to preferentially melt certain desired regions within the anneal region 12.
- an energy source 20 is adapted to project an amount of energy on a defined region, or a anneal region 12, of the substrate 10 to preferentially melt certain desired regions within the anneal region 12.
- only one or more defined regions of the substrate, such as anneal region 12 are exposed to the radiation from the energy source 20 at any given time.
- multiple areas of the substrate 10 are sequentially exposed to a desired amount of energy delivered from the energy source 20 to cause the preferential melting of desired regions of the substrate.
- the areas on the surface of the substrate may be sequentially exposed by translating the substrate relative to the output of the electromagnetic radiation source ⁇ e.g., conventional X/Y stage, precision stages) and/or translating the output of the radiation source relative to the substrate.
- one or more conventional electrical actuators 17 e.g., linear motor, lead screw and servo motor
- Conventional precision stages that may be used to support and position the substrate 10, and heat exchanging device 15, may be purchased from Parker Hannifin Corporation, of Rohnert Park, California.
- the anneal region 12 is sized to match the size of the die 13 ⁇ e.g., 40 "die” are shown in Figure 1), or semiconductor devices (e.g., memory chip), that are formed on the surface of the substrate.
- the boundary of the anneal region 12 is aligned and sized to fit within the "kurf" or "scribe" lines 10A that define the boundary of each die 13.
- the substrate prior to performing the annealing process the substrate is aligned to the output of the energy source 20 using alignment marks typically found on the surface of the substrate and other conventional techniques so that the anneal region 12 can be adequately aligned to the die 13.
- This technique has advantages over conventional processes that sweep the laser energy across the surface of the substrate, since the need to tightly control the overlap between adjacently scanned regions to assure uniform annealing across the desired regions of the substrate is not an issue due to the confinement of the overlap to the unused space between die 13. Confining the overlap to the unused space/boundary between die 13 also improves process uniformity results versus conventional scanning anneal type methods that utilize adjacent overlapping regions that traverse all areas of the substrate.
- each of the sequentially placed anneal regions 12 are a rectangular region that is about
- the area of each of the sequentially placed anneal regions 12 formed on the surface of the substrate is between about 4 mm 2 (e.g., 2mm x 2mm) and about 1000 mm 2 (e.g., 25mm x 40mm).
- the energy source 20 is generally adapted to deliver electromagnetic energy to preferentially melt certain desired regions of the substrate surface.
- Typical sources of electromagnetic energy include, but are not limited to an optical radiation source (e.g., laser), an electron beam source, an ion beam source, and/or a microwave energy source.
- the substrate 10 is exposed to a pulse of energy from a laser that emits radiation at one or more appropriate wavelengths for a desired period of time.
- pulse of energy from the energy source 20 is tailored so that the amount of energy delivered across the anneal region 12 and/or the amount of energy delivered over the period of the pulse is optimized to enhance preferential melting of certain desired areas.
- the wavelength of the laser is tuned so that a significant portion of the radiation is absorbed by a silicon layer disposed on the substrate 10.
- the wavelength of the radiation is typically less than about 800 nm, and can be delivered at deep ultraviolet (UV), infrared (IR) or other desirable wavelengths.
- the energy source 20 is an intense light source, such as a laser, that is adapted to deliver radiation at a wavelength between about 500 nm and about 11 micrometers. In either case, the anneal process generally takes place on a given region of the substrate for a relatively short time, such as on the order of about one second or less.
- the amount of energy delivered to the surface of the substrate is configured so that the melt depth does not extend beyond the amorphous depth defined by the amorphization implant step. Deeper melt depths facilitate the diffusion of dopant from the doped amorphous layers into the undoped molten layers. Such undesirable diffusion would sharply and deleteriously alter the electrical characteristics of the circuits on the semiconductor substrate.
- energy is delivered to the surface of a substrate for a very short time in order to melt the surface of the substrate to a sharply defined depth, for example less than 0.5 micrometers. The exact depth is determined by the size of the electronic device being manufactured.
- the thermally substrate may be desirable to control the temperature of the thermally substrate during thermal processing by placing a surface of the substrate 10, illustrated in Figure 1 , in thermal contact with a substrate supporting surface 16 of a heat exchanging device 15.
- the heat exchanging device 15 is generally adapted to heat and/or cool the substrate prior to or during the annealing process.
- the heat exchanging device 15, such as a conventional substrate heater available from Applied Materials Inc., Santa Clara, California, may be used to improve the post-processing properties of the annealed regions of the substrate.
- the substrate 10 is placed within an enclosed processing environment (not shown) of a processing chamber (not shown) that contains the heat exchanging device 15.
- the processing environment within which the substrate resides during processing may be evacuated or contain an inert gas that has a low partial pressure of undesirable gases during processing, such as oxygen.
- the substrate may be preheated prior to performing the annealing process so that the energy required to reach the melting temperature is minimized, which may reduce any induced stress due to the rapid heating and cooling of the substrate and also possibly reduce the defect density in the resolidified areas of the substrate.
- the heat exchanging device 15 contains resistive heating elements 15A and a temperature controller 15C that are adapted to heat a substrate disposed on a substrate supporting surface 16.
- the temperature controller 15C is in communication with the controller 21 (discussed below).
- it may be desirable to preheat the substrate to a temperature between about 20 0 C and about 750 0 C.
- the substrate is formed from a silicon containing material it may be desirable to preheat the substrate to a temperature between about 20 0 C and about 500 °C.
- the heat exchanging device 15 contains one or more fluid channels 15B and a cryogenic chiller 15D that are adapted to cool a substrate disposed on a substrate supporting surface 16.
- a conventional cryogenic chiller 15D which is in communication with the controller 21 , is adapted to deliver a cooling fluid through the one or more fluid channels 15B.
- the controller 21 ( Figure 1 ) is generally designed to facilitate the control and automation of the thermal processing techniques described herein and typically may includes a central processing unit (CPU) (not shown), memory (not shown), and support circuits (or I/O) (not shown).
- the CPU may be one of any form of computer processors that are used in industrial settings for controlling various processes and hardware (e.g., conventional electromagnetic radiation detectors, motors, laser hardware) and monitor the processes ⁇ e.g., substrate temperature, substrate support temperature, amount of energy from the pulsed laser, detector signal).
- the memory (not shown) is connected to the CPU, and may be one or more of a readily available memory, such as random access memory (RAM), read only memory (ROM), floppy disk, hard disk, or any other form of digital storage, local or remote.
- Software instructions and data can be coded and stored within the memory for instructing the CPU.
- the support circuits (not shown) are also connected to the CPU for supporting the processor in a conventional manner.
- the support circuits may include conventional cache, power supplies, clock circuits, input/output circuitry, subsystems, and the like.
- a program (or computer instructions) readable by the controller determines which tasks are performable on a substrate.
- the program is software readable by the controller and includes code to monitor and control the substrate position, the amount of energy delivered in each electromagnetic pulse, the timing of one or more electromagnetic pulses, the intensity and wavelength as a function of time for each pulse, the temperature of various regions of the substrate, and any combination thereof.
- one or more processing steps are performed on various regions of the substrate to cause them to preferentially remelt when exposed to energy delivered from an energy source during the anneal process.
- the process of modifying the properties of a first region of the substrate so that it will preferentially melt rather than a second region of the substrate, when they are both exposed to about the same amount energy during the annealing process, is hereafter described as creating a melting point contrast between these two regions.
- the substrate properties that can be modified to allow preferential melting of desired regions of the substrate include implanting, driving-in and/or co-depositing one or more elements within a desired regions of the substrate, creating physical damage to desired regions of the substrate, and optimizing the formed device structure to create the melting point contrast in desired regions of the substrate.
- implanting driving-in and/or co-depositing one or more elements within a desired regions of the substrate, creating physical damage to desired regions of the substrate, and optimizing the formed device structure to create the melting point contrast in desired regions of the substrate.
- Figures 2A-2C illustrate cross-sectional views of an electronic device 200 at different stages of a device fabrication sequence incorporating one embodiment of the invention.
- Figure 2A illustrates a side view of typical electronic device 200 formed on a surface 205 of a substrate 10 that has two doped regions 201 (e.g., doped regions 201A-201 B), such as a source and drain region of a MOS device, a gate 215, and a gate oxide layer 216.
- the doped regions 201A-201 B are generally formed by implanting a desired dopant material into the surface 205 of the substrate 10.
- typical n-type dopants may include arsenic (As), phosphorus (P), and antimony (Sb), and typical p-type dopants (acceptor type species) may include boron (B), aluminum (Al), and indium (In) that are introduced into the semiconductor substrate 10 to form the doped regions 201A-201 B.
- Figure 3A illustrates an example of the concentration of the dopant material as a function of depth (e.g., curve Ci), from the surface 205 and into the substrate 10 along a path 203 extending through the doped region 201 A.
- the doped region 201 A has a junction depth D 1 after the implant process, which may be defined as a point where the dopant concentration drops off to a negligible amount.
- Figures 2A-2F are only intended to illustrate some of the various aspects of the invention and is not intended to be limiting as to the type of device, type of structure, or regions of a device that may be formed using the various embodiments of the invention described herein.
- the doped regions 201 ⁇ e.g., source or drain regions in a MOS device
- the gate 215 e.g., gate in a MOS device
- Figure 2B illustrates a side view of the electronic device 200 shown in Figure 2A during a process step that is adapted to selectively modify the properties of a discrete region ⁇ e.g., modified area 210) of the substrate 10, which in this case is a region containing a single doped region 201 A, to create a melting point contrast.
- a melting point contrast will be created between the modified area 210 and unmodified areas 211.
- the modification process includes the step(s) of adding a material to a layer as it is being deposited on the surface of the substrate, where the incorporated material is adapted to form an alloy with the substrate material to lower the melting point of a region 202 within the modified area 210.
- the incorporated material is added to the deposited layer during an epitaxial layer deposition process.
- the modification process includes the step of implanting (see “A" in Figure 2B) a material that is adapted to form an alloy with the substrate material to lower the melting point of a region 202 within the modified area 210.
- the modification process is adapted to implant the alloying material to a depth D 2 , as shown in Figure 2B.
- Figure 3B illustrates an example of the concentration of the dopant material (e.g., curve Ci) and implanted alloying material (e.g., curve C 2 ) as a function of depth, from the surface 205 and through the substrate 10 along a path 203.
- the substrate 10 is formed from a silicon containing material and the implanted alloying materials that may be used include, for example, germanium (Ge), arsenic (As), gallium (Ga), carbon (C), tin (Sn), and antimony (Sb).
- the alloying material can be any material that when heated in the presence of the substrate base material causes the melting point of the region 202 in the modified area 210 to be lowered relative to the unmodified areas 211.
- a region of a silicon substrate is modified by the addition of between about 1% and about 20% of germanium to reduce the melting point between the modified and un-modified area.
- the addition of germanium in these concentrations will lower the melting point of the modified areas versus the un-modified areas by about 300 °C.
- the region 202 formed in a silicon substrate contains germanium (Ge) and carbon (C), so that a Si x Ge y C z alloy will form to lower the melting point of the region 202 relative to the unmodified areas 211.
- a region of a silicon substrate is modified by the addition of about 1% or less of arsenic to reduce the melting point between the modified and un-modified area.
- the modification process includes the step of inducing some damage to the substrate 10 material in the various modified areas ⁇ e.g., modified area 210) to damage the crystal structure of the substrate, and thus make these regions more amorphous. Inducing damage to the crystal structure of the substrate, such as damaging a single crystal silicon substrate, will reduce the melting point of this region relative to an undamaged region due to the change in the bonding structure of atoms in the substrate and thus induce thermodynamic property differences between the two regions.
- damage to the modified area 210 in Figure 2B is performed by bombarding the surface 205 of the substrate 10 (see “A" in Figure 2B) with a projectile that can create damage to the surface of the substrate.
- the projectile is a silicon (Si) atom that is implanted into a silicon containing substrate to induce damage to the region 202 within the modified area 210.
- the damage to the substrate material is created by bombarding the surface with gas atoms, such as argon (Ar), krypton (Kr), xenon
- the modification process is adapted to create a region 202 that has induced damage to a depth D 2 , as shown in Figure 2B. It is believed that a dislocation or vacancy density of between about 5 x 10 14 and about 1 x 10 16 /cm 2 may be useful to create the melting point contrast between a modified area 210 versus an unmodified area 211.
- Figure 3B illustrates an example of the concentration of the dopant material (e.g., curve C 1 ) and defects density (e.g., curve C 2 ) as a function of depth, from the surface 205 and through the substrate 10 along a path 203.
- the dopant material e.g., curve C 1
- defects density e.g., curve C 2
- Figures 2A-2B illustrate a process sequence in which the modification process is performed after the doping process
- this process sequence is not intended to be limiting as to the scope of the invention described herein.
- Figure 2C illustrates a side view of the electronic device 200 shown in Figure 2B that is exposed to radiation "B" emitted from the an energy source, such as optical radiation from a laser.
- the modified area(s) e.g., modified area 210
- unmodified areas e.g., 211
- the amount of energy, the energy density and the duration that the radiation "B” is applied can be set to preferentially melt the regions 202 by knowing the desired depth of the region 202, the materials used to create the region 202, the other materials used to form the electronic device 200, and the heat transfer characteristics of the components within the formed electronic device 200. As shown in Figures 2C and 3C, upon exposure to the radiation "B” the remelting and solidification of the region 202 causes the concentration of the dopant atoms (e.g., curve Ci) and alloying atoms (e.g., curve C 2 ) is more uniformly redistributed in the region 202.
- the dopant atoms e.g., curve Ci
- alloying atoms e.g., curve C 2
- the dopant concentration between the region 202 and the substrate bulk material 221 has a sharply defined boundary (i.e., a "hyper-abrupt" junction) and thus minimizes the unwanted diffusion into the substrate bulk material 221.
- a sharply defined boundary i.e., a "hyper-abrupt" junction
- the concentration of defects ⁇ e.g., curve C 2 ) after resolidification will preferably drop to a negligible level.
- the various thermal properties of different regions of the formed device are tailored to preferentially cause the melting in one region versus another region.
- the melting point contrast is created by forming different regions of the device with materials that have different thermal conductivities (k). It should be noted that heat transferred by conduction is governed by the equation:
- k is the conductivity constant dependent on the nature of the material and the material temperature
- A is the area through which the heat flows
- ⁇ x is the thickness of the body of matter through which the heat is passing
- ⁇ T is the temperature difference through which the heat is being transferred. Therefore, since k is a property of the material the selection or modification of the material in various regions of the substrate can allow one to control the heat flow into and out-of the different regions of the substrate to increase the melting point contrast for the various regions.
- the material in a region of a substrate has a higher thermal conductivity than the material in other regions, it will lose more thermal energy via conductive losses during a laser anneal process, and, hence, will not reach the same temperatures that another region that has a lower thermal conductivity will reach.
- the regions in intimate contact with the higher thermally conductive regions can be prevented from melting, while other regions in intimate contact with lower thermal conductivity regions will reach their melting point during the laser anneal process.
- the thermal conductivity of the various regions of the electronic device 200 the melting point contrast can be increased.
- the creation of regions having varying thermal conductivities may be performed by performing conventional deposition, patterning and etching techniques in various underlying layers of the electronic device 200 to create these regions having different thermal conductivities.
- the underlying layers having differing thermal conductivities may be formed by use of conventional chemical vapor deposition (CVD) processes, atomic layer deposition (ALD) processes, implant processes, and epitaxial deposition techniques.
- Figure 2D illustrates a side view of the electronic device 200 that is has a buried region 224 that has a lower thermal conductivity than the substrate bulk material 221.
- the radiation "B" emitted from an energy source is absorbed at the surface 205 of the substrate and is conducted through the substrate 10, so that the heat flow (Q 1 ) in the region above (e.g., doped region 201A) the buried region 224 is less than the heat flow (Q 2 ) from an area that doesn't have the lower conductivity buried layer. Therefore, since the heat lost from the region above the buried region 224 is less than the other regions of the substrate, this area will reach a higher temperature than the other regions of the device.
- the buried region 224 is made of an insulative material, such as a silicon dioxide (SiO 2 ), silicon nitride (SiN), germanium (Ge), gallium arsenide (GaAs), combinations thereof or derivatives thereof. So although the actual melting point of the substrate material in the region that is to be melted is not altered, there is still a quantifiable and repeatable contrast in thermal behavior from other regions of the substrate surface that allows it to be selectively melted.
- the buried region 224 may have a higher conductivity than the substrate bulk material 221 , which may then allow the areas that do not have the buried layer to preferentially melt versus the regions above the buried layer.
- the properties of the surface over the various regions 202 of the substrate 10 are altered to change the melting point contrast between one or more desired regions.
- the emissivity of the surface of the substrate in a desired region is altered to change the amount of energy transferred from the substrate surface during processing. In this case, a region that has a lower emissivity than another region will achieve a higher processing temperature due to its inability to reradiate the absorbed energy received from the energy source 20.
- the processing temperatures achieved at the surface of the substrate can be quite high ⁇ e.g., -1414 0 C for silicon), and thus the effect of varying the emissivity can have a dramatic effect on the melting point contrast, since radiative heat transfer is the primary heat loss mechanism. Therefore, variations in the emissivity of different regions of the substrate surface may have a significant impact on the ultimate temperatures reached by the various regions of the substrate. Regions with low emissivity may be elevated above the melting point during the annealing process, while regions with high emissivity that have absorbed the same amount of energy may remain substantially below the melting point.
- Varying the emissivity of the various surfaces, or emissivity contrast may be accomplished via selective deposition of a low- or high-emissivity coating onto the substrate surface, and/or modifying the surface of the substrate ⁇ e.g., surface oxidation, surface roughening).
- the reflectivity of the surface of the substrate in one or more regions is altered to change the amount of energy absorbed when the substrate 10 is exposed to energy from the energy source.
- the amount of energy absorbed and thus the maximum temperature achieved by the substrate in a region at and below the substrate surface will differ based on the reflectivity. In this case a surface having a lower reflectivity will more likely melt than another region that has a higher reflectivity.
- Varying the reflectivity of the surface of the substrate may be accomplished via selective deposition of a low- or high-reflectance coating onto the substrate surface, and/or modifying the surface of the substrate (e.g., surface oxidation, surface roughening).
- FIG. 2E illustrates one embodiment in which a coating 225 is selectively deposited, or uniformly deposited and then selectively removed, to leave a layer that has a different emissivity and/or reflectivity than the other regions on the surface 205 of the substrate 10.
- the heat flow (Qi) in the doped region 201 A, below the coating 225 can be adjusted based on the properties of the coating versus the energy absorbed (Q 2 ) in other regions of the substrate.
- a carbon containing coating is deposited on the substrate surface by use of a CVD deposition process.
- Figure 2F illustrates one embodiment in which a coating 226 that alters the optical properties of the surface of the substrate (e.g., emissivity, reflectivity) is deposited over the surface of the substrate, for example over the device shown in Figure 2A, and then an amount of material is removed to create regions that have differing optical properties.
- the coating 226 has been removed from the surface of the gate 215, thus leaving the surface of the coating 226 and the surface 205 of the gate exposed to the incident radiation "B.”
- the coating 226 and the surface 205 of the gate have different optical properties, such as a different emissivity and/or a different reflectivity.
- the removal process used to expose or create regions that have differing optical properties may be performed by use of a conventional material removal process, such as a wet etch or chemical mechanical polishing (CMP) process.
- a conventional material removal process such as a wet etch or chemical mechanical polishing (CMP) process.
- the absorption and heat flow (Q 1 ) in the doped regions 201A-201 B, below the coating 226, can be adjusted based on the properties of the coating versus the absorption and heat flow (Q 2 ) in gate 215 region of the substrate.
- the heat loss (Q 3 ) or reflected from the coating 226 can be varied versus the heat loss (Q 4 ) or reflected from the gate 215 region.
- the coating 226 contains one or more deposited layers of a desired thickness that either by themselves or in combination modify the optical properties (e.g., emissivity, absorbance, reflectivity) of various regions of the substrate that are exposed to one or more wavelengths of incident radiation.
- optical properties e.g., emissivity, absorbance, reflectivity
- the coating 226 contains layers that either by themselves or in combination preferentially absorb or reflect one or more wavelengths of the incident radiation "B.”
- the coating 226 contains a dielectic material, such as fluorosilicate glass (FSG), amorphous carbon, silicon dioxide, silicon carbide, silicon carbon germanium alloys (SiCGe), nitrogen containing silicon carbide (SiCN), a BLOkTM dielectric material made by a process that is commercially available from Applied Materials, Inc., of Santa Clara, or a carbon containing coating that is deposited on the substrate surface by use of a chemical vapor deposition (CVD) process or atomic layer deposition process (ALD) process.
- coating 226 contains a metal, such as but not limited to titanium (Ti), titanium nitride (TiN), tantalum (Ta), cobalt (Co), or ruthenium (Ru).
- a selectively deposited, light absorbing coating may be used in conjunction with doping of certain defined regions to broaden the process window of the anneal process.
- the energy source 20 is generally adapted to deliver electromagnetic energy to preferentially melt certain desired regions of the substrate 10.
- Typical sources of electromagnetic energy include, but are not limited to an optical radiation source ⁇ e.g., laser (UV, IR, etc. wavelengths)), an electron beam source, an ion beam source, and/or a microwave energy source.
- the energy source 20 is adapted to deliver optical radiation, such as a laser, to selectively heat desired regions of a substrate to the melting point.
- the substrate 10 is exposed to a pulse of energy from a laser that emits radiation at one or more appropriate wavelengths, and the emitted radiation has a desired energy density (W/cm 2 ) and/or pulse duration to enhance preferential melting of certain desired regions.
- the wavelength of the radiation is typically less than about 800 nm. In either case, the anneal process generally takes place on a given region of the substrate for a relatively short time, such as on the order of about one second or less.
- the desired wavelength and pulse profile used in an annealing process may be determined based on optical and thermal modeling of the laser anneal process in light of the material properties of the substrate.
- Figures 4A-4D illustrate various embodiments in which the various attributes of the pulse of energy delivered from an energy source 20 to an anneal region 12 (Figure 1) is adjusted as a function of time to achieve improved melting point contrast, and improve the anneal process results.
- Figure 4A graphically illustrates a plot of delivered energy versus time of a single pulse of electromagnetic radiation (e.g., pulse 401 ) that may be delivered from the energy source 20 to the substrate 10 (see Figure 1).
- the pulse illustrated in Figure 4A is generally a rectangular pulse that delivers a constant amount of energy (E 1 ) for the complete pulse duration (ti).
- the shape of the pulse 401 may be varied as a function of time as it is delivered to the substrate 10.
- Figure 4B graphically illustrates a plot of two pulses 401 A, 401 B of electromagnetic radiation that may be delivered from one energy source 20 to the substrate 10 that have a different shape.
- each pulse may contain the same total energy output, as represented by the area under each curve, but the effect of exposing regions of the substrate 10 to one pulse versus another pulse may improve the melting point contrast experienced during the anneal process. Therefore, by tailoring the shape, peak power level and/or amount of energy delivered in each pulse the anneal process may be improved.
- the pulse is gaussian shaped.
- Figure 4C graphically illustrates a pulse of electromagnetic radiation ⁇ e.g., pulse 401 ) that is trapezoidal in shape.
- pulse 401 a pulse of electromagnetic radiation
- two different segments e.g., 402 and 404
- the energy delivered is varied as a function of time.
- Figure 4C illustrates a pulse 401 profile, or shape, in which the energy versus time varies in a linear fashion, this is not intended to be limiting as to the scope of the invention since the time variation of the energy delivered in a pulse may, for example, have a second degree, third degree, or fourth degree shaped curve.
- the profile, or shape, of the energy delivered in a pulse as a function of time may be a second order, a third order, or exponential-shaped curve.
- it may be advantageous to use a pulse having different shapes e.g., rectangular and triangular modulation pulse, sinusoidal and rectangular modulation pulse, rectangular, triangular and sinusoidal modulation pulse, etc.
- shapes e.g., rectangular and triangular modulation pulse, sinusoidal and rectangular modulation pulse, rectangular, triangular and sinusoidal modulation pulse, etc.
- the shape of the delivered pulse of electromagnetic radiation may be tailored to improve the anneal process results.
- a pulse having a shape similar to pulse 401 B may be advantageous.
- a pulse having a longer duration may be advantageous, since the more thermally conductive material regions of the substrate will have more time to dissipate the heat by conduction, while the regions that are to be melted are more thermally isolated thus allowing the temperature in the regions that are to be melted to rise to a melting point temperature.
- the duration, peak power level and total energy output of the pulse can be appropriately selected, so that the areas that are not intended to melt will not reach their melting point.
- the process of tailoring the shape of the pulse may also be advantageous when surfaces of varying emissivity are used to create a melting point contrast.
- the slope of the segment 401 , the shape of the segment 401 , the shape of the segment 403, the time at a power level [e.g., segment 403 at the energy level Ei), the slope of the segment 404, and/or the shape of the segment 404 are adjusted to control the annealing process. It should be noted that it is generally not desirable to cause the material within the annealed regions to vaporize during processing due to particle and process result variability concerns. It is therefore desirable to adjust the shape of the pulse of energy to rapidly bring the temperature of the annealed region to it melting point without superheating the region and causing vaporization of the material.
- the shape of the pulse 401 may adjusted so that it has multiple segments (i.e., segments 402, 403A, 403B, 403C, and 404) are used to rapidly bring the anneal region to its melting point and then hold the material in a molten state for a desired period of time (e.g., ti), while preventing vaporization of material within the annealing region.
- the length of time, the shape of the segments and the duration of each of the pulse segments may vary as the size, melt depth, and the material contained within the annealing regions is varied.
- multiple wavelengths of radiant energy may be combined to improve the energy transfer to the desired regions of the substrate to achieve an improved melting point contrast, and/or improve the anneal process results.
- the amount of energy delivered by each of the combined wavelengths is varied to improve the melting point contrast, and improve the anneal process results.
- Figure 4D illustrates one example in which a pulse 401 contains two wavelengths that may deliver differing amounts of energy per unit time to a substrate 10 in order to improve the melting point contrast and/or improve the anneal process results.
- a frequency F1 is applied to the substrate at a constant level over the period of the pulse and another frequency F2 is applied to the substrate 10 at a constant level for most of the period except for a portion that peaks for a period of time during the period of the pulse.
- Figure 4E graphically illustrates a plot of a pulse 401 that has two sequential segments that deliver energy at two different frequencies F3 and F4. Therefore, since various regions of the substrate may absorb energy at different rates at different wavelengths the use of pulse that contains multiple wavelengths that can deliver variable amounts of energy, as shown in Figure 4D and 4E, may be advantageous to achieve desirable annealing process results.
- two or more pulses of electromagnetic radiation are delivered to a region of the substrates at differing times so that the temperature of regions on the substrate surface can be easily controlled.
- Figure 4F graphically illustrates a plot of two pulses 401 A and 401 B that are delivered a varying distance in time apart, or period (t), to selectively melt certain regions on the surface of a substrate. In this configuration, by adjusting the period (t) between the subsequent pulses, the peak temperature reached by regions on the substrate surface can be easily controlled.
- the heat delivered in the first pulse 401 A has less time to dissipate the heat before the second pulse 401 B is delivered, which will cause the peak temperature achieved in the substrate to be higher than when the period between pulses is increased.
- the energy and melt temperature can be easily controlled.
- This process of delivering multiple pulses, such as two or more pulses will tend to reduce the thermal shock experienced by the substrate material versus delivering a single pulse of energy. Thermal shock can lead to damage of the substrate and generate particles that will create defects in subsequent processing steps performed on the substrate.
- two or more energy sources are operated in sequence so as to shape the thermal profile of the surface of a substrate as a function of time.
- one laser or an array of lasers may deliver a pulse 401 A that elevates the surface of the substrate to a temperature T 0 for a time ti.
- a second pulse 402B is delivered from a second laser, or from multiple lasers operating in tandem, that brings the substrate temperature to a temperature T 1 for a time X 2 .
- the thermal profile can thus be shaped by controlling the sequencing pulses of energy delivered from the multiple lasers. This process may have thermal processing benefits, such as but not limited to the application of controlling dopant diffusion and the direction of the dopant diffusion.
- Electromagnetic Radiation Pulses For the purpose of delivering sufficient electromagnetic radiation (light) to the surface of a silicon containing substrate, or substrate comprised of another material requiring thermal processing, the following a process controls may be used.
- two or more electromagnetic energy sources such as lasers
- the source 20, schematically illustrated in Figures 1 and 9 contains two or more electromagnetic energy sources, such as but not limited to an optical radiation source (e.g., laser), an electron beam source, an ion beam source, and/or a microwave energy source.
- the pulse-to-pulse energy from a device such as a pulsed laser may have a percent variation of each pulse. The variation in pulse energy may be unacceptable for the substrate thermal process.
- one or more laser(s) deliver a pulse that elevates the substrate temperature.
- an electronic controller ⁇ e.g., controller 21 in Figure 1
- controller 21 in Figure 1 which is adapted to monitor the pulses delivered and the energy, or rise time, of the pulse that is in delivery, then is used to calculate the amount of energy required to "trim” or adjust the thermal profile (e.g., temperature of a region of the substrate as a function of time) so that it is within process targets and command a second smaller laser or series of smaller lasers to deliver the final energy to complete the thermal processing.
- the electronic controller generally uses one or more conventional radiation detectors to monitor the energy and/or wavelength of pulses delivered to the substrate.
- the smaller lasers may also have peak-to-peak variation in pulse output energy, but because they deliver substantially less energy per pulse than the initial pulse (or pulses) at the start of the surface treatment this error will generally be within process limits.
- the electronic controller is thus adapted to compensate for the variation in energy delivered by a pulse, and thus assure that a desired energy level is delivered during the thermal process.
- the two or more energy sources may also be implemented using a single color (wavelength) of laser light with a bandwidth of color frequency, multiple wavelengths, single or multiple temporal and spatial laser modes, and polarization states.
- the output of the laser or lasers will likely not have the correct spatial and temporal energy profile for delivery to the substrate surface. Therefore, a system using microlenses to shape the output of the lasers is used to create a uniform spatial energy distribution at the substrate surface. Selection of glass types and geometry of the microlenses may compensate for thermal lensing effects in the optical train necessary for delivering the pulsed laser energy to the substrate surface.
- Speckle compensation may include the following: a surface acoustic wave device for rapidly varying the phase at the substrate such that this rapid variation is substantially faster than the thermal processing time of the laser pulse or pulses; pulse addition of laser pulses; alternating polarization of laser pulses for example, delivery of multiple simultaneous or delayed pulses that are linearly polarized but have their polarization states (e- vectors) in a nonparallel condition.
- a homogenizing layer (item 110 in Figure 5B) is deposited on a surface of the substrate to reduce the variations in the depth, or volume, of the silicon region 112 melted when surface of the substrate is exposed to electromagnetic energy 150 delivered from an electromagnetic radiation source (not shown).
- the variation in the depth, or volume, of the region melted is affected by the variations in the mass density of the various regions of the patterned substrate, the absorption coefficient of the material on which the radiant energy impinges, and the various physical and thermal properties of the material (e.g., thermal conductivity, heat capacity, thickness of the material).
- the electromagnetic radiation source is designed to deliver electromagnetic energy to the surface of substrate to thermally process or anneal portions of the substrate surface.
- Typical electromagnetic radiation sources may include, but are not limited to optical radiation sources ⁇ e.g., lasers), electron beams, ion beams, or microwave sources.
- the device structure formed on a surface 102 of the substrate 100 illustrated in Figures 5A-5C and 6A-6C are not intended to be limiting as to the scope of the invention described herein, since, for example, the silicon region 112 (e.g., source or drain regions in a MOS device) can be a raised or lowered relative to the position of the features 101 (e.g., gate in a MOS device) without varying from the scope of the invention described herein. As semiconductor device sizes decrease the position and geometry of structural elements of the devices formed on the surface of a substrate vary to improve device manufacturability or device performance.
- the silicon region 112 e.g., source or drain regions in a MOS device
- Figure 5A illustrates a cross-sectional view of a substrate 100 that has a plurality of features 101 and silicon regions 112 formed on a surface 102 of the substrate 100.
- the surface 102 has multiple features 101 that are laterally spaced a varying distance apart.
- the features 101 are "gates” and the silicon regions 112 are "source and drain regions” used to form a metal oxide semiconductor (MOS) device on the substrate surface.
- MOS metal oxide semiconductor
- the incident electromagnetic energy 150 impinges the surface 102 causing the some regions of the surface 102 of the substrate to absorb the incident energy and possibly form melt regions 113.
- the physical, thermal and optical properties of the various materials exposed to the incident electromagnetic energy 150 will determine whether the various areas on the surface 102 will melt upon exposure to the delivered energy. It is believed that when the features 101 are polysilicon gates the absorption energy from a laser, at wavelengths ⁇ 800 nm, will be significantly less than the energy absorbed by the silicon regions 112 that contain N-type or P-type doped silicon, such as found in a source or drain region of a MOS device. Therefore, it is believed that due to the heat capacity and thermal mass of the features 101 , and their relative position to the silicon regions 112, the delivered electromagnetic energy 150 in the areas adjacent to the features 101 will remain cooler due to the diffusion of heat away from the melt region 113. The loss of heat to the features 101 will reduce the energy available to form the melt region 113 and thus affect the depth and/or volume, of the melt region 113. Therefore, there is a need for a way to reduce the variation in pattern density on the surface of the substrate.
- Figure 5B illustrates a cross-sectional view of a substrate 100 that has a plurality of features 101 , silicon regions 112 and a homogenizing layer 120 formed on a surface 102 of the substrate 100.
- Figure 5B is similar to Figure 5A except the addition of the homogenizing layer 120.
- the homogenizing layer 120 is used to make the heat capacity of the surface 102 of the substrate 100 more uniform.
- the thickness and material from which the homogenizing layer 120 is formed is selected to balance the heat capacity of the surface of the substrate to reduce the effect of a varying mass density across the substrate surface and thus reduce the variation in the depth and/or volume of the melt region 113.
- the homogenizing layer 120 material is selected so that it will not melt during the subsequent annealing process and it can be selectively removed from the surface of the substrate after the annealing processes have been performed.
- the homogenizing layer 120 is a material that is similar in composition to the material that the features 101 are made from, such as, for example, a polysilicon containing material.
- the homogenizing layer 120 is a silicon carbide containing material or a metal ⁇ e.g., titanium, titanium nitride, tantalum, tungsten).
- the thickness of the homogenizing layer 120 (e.g., di) is selected so that the heat capacity of the device structure is uniform.
- the thickness, d- ⁇ of the homogenizing layer 120 is governed by:
- K 1 equals the thermal conductivity of the material used to form the homogenizing layer
- P 1 equals the mass density of the material used to form the homogenizing layer 120
- C p1 equals heat capacity of the material used to form the homogenizing layer 120
- K 2 equals the thermal conductivity of the material used to form the features 101
- p 2 equals the mass density of the material used to form the features 101
- C p2 equals the heat capacity of the material used to form the features 101.
- Figure 6A Illustrates a series of method steps that may be used to form the homogenizing layer 120 on a surface 102 of the substrateiOO.
- step 190 shown in Figures 6A and 6B, the homogenizing layer 120 is deposited over the surface 102 ⁇ e.g., features 101) of the substrate 100 by use of a conventional deposition process, such as a chemical vapor deposition (CVD), plasma enhanced CVD, atomic layer deposition (ALD), plasma enhanced ALD, or spin coating type deposition process.
- CVD chemical vapor deposition
- ALD atomic layer deposition
- plasma enhanced ALD plasma enhanced ALD
- spin coating type deposition process spin coating type deposition process.
- step 192 shown in Figures 6A and 6C, the surface 102 of the substrate 100 that contains the homogenizing layer 120 is planarized using a chemical mechanical polishing (CMP) process.
- CMP chemical mechanical polishing
- the homogenizing layer is then selectively etched using a selective material removal process, such as a wet etch or dry etch type process until a desired thickness di is achieved.
- a selective material removal process such as a wet etch or dry etch type process.
- an amount of incident electromagnetic energy can be delivered to the surface of the substrate surface to cause the uniform annealing/melting of the material contained in the melt regions 113.
- Figure 5C is a cross-sectional view of a substrate 100 that contains the device illustrated in Figure 5B with an added layer 125 deposited thereon to adjust the optical properties of various regions on the surface of the substrate.
- the layer 125 is added to improve the absorption of the electromagnetic energy 150 delivered to various regions of the substrateiOO.
- the layer 125 is the same as the coating 225 or the layer 226 described above.
- the layer 125 is preferentially formed on the homogenizing layer 120 to improve the selectivity of energy delivered to the silicon regions 112.
- the desired thickness of the layer 125 may vary as the wavelength of the delivered electromagnetic energy 150 varies.
- the steps 196 and 198 may be used to form a selectively deposited absorbing layer 125.
- the layer 125 is deposited over the features 101 and the homogenizing layer 120 formed in steps 190-194, discussed above.
- the layer 125 is removed from the top surface of the features 101 by performing a material removal step, such as a planarization process typically completed by use of a chemical mechanical polishing (CMP) process.
- CMP chemical mechanical polishing
- the deposited layer 125 is used to alter the melting point contrast between one or more desired regions on the substrate surface by allowing a differing amount of heat to be absorbed and transmitted to the melt regions 103 versus the regions between the melt regions, which are not in direct contact with the layer 125 and the homogenizing layer 120.
- One issue that arises when features of different sizes, shapes and distances apart are exposed to electromagnetic radiation is that depending on the wavelength of the electromagnetic radiation the amount of energy applied to the features may experience constructive or destructive interference due to diffraction effects that undesirably vary the amount of energy, or energy density ⁇ e.g., Watts/m 2 ), delivered to a desired region.
- the spacing of the features 101 may differ such that the wavelength of the incident radiation varies across the surface causing a variation in energy density delivered across the surface 102 of the substrate 100.
- a layer 726 is grown to a thickness that exceeds the height of all of features 101 to reduce the diffraction effect created by the irregular spacing between devices ⁇ e.g., features 101) formed on the surface of the substrate.
- the surface 720 of the layer 726 is further planarized ⁇ e.g., CMP process) to reduce any inherent topographical variation in the surface 720 of the substrate 10.
- the layer 726 is a carbon layer deposited by a CVD deposition process or a material discussed in conjunction with layer 125, coating 225, and layer 226 discussed above.
- the design of the devices formed on the surface of a substrate that is exposed to incident electromagnetic radiation is specifically designed and arranged so that a desired diffraction pattern is created to improve the melting point contrast between different zones.
- the physical arrangement of the various features are thus tailored for a desired wavelength, or wavelengths, of the incident radiation "B" ( Figure 7) used to anneal the surface of the substrate.
- one or more processing steps are performed to selectively form an amorphous region 140 in an originally single crystal or polycrystalline material to reduce the amount of damage created during subsequent implantation processing steps and increase the melting point contrast of the amorphous region 140 relative to other areas of the substrate.
- Implanting dopants in an amorphous region, such as an amorphous silicon layer will tend to homogenize the implantation depth of the desired dopant at a fixed ion energy, due to lack of density variation across the various planes found in crystalline lattice structures (e.g., single crystal silicon).
- the implantation in an amorphous layer will tend to reduce the crystalline damage commonly found in traditional implantation processes in crystalline structures.
- a short dose of energy (item "B" in Figure 8) is delivered to a substrate 10 to selectively modify and form an amorphous silicon layer in a desired region ⁇ e.g., amorphous region 140).
- a pulse, or dose, of electromagnetic energy is delivered to the desired region for a sufficiently short period of time to cause rapid melting and cooling of the affected amorphous region 140 to produce an amorphous region in the substrate.
- the pulse of energy is for such a short duration that it produce a high regrowth velocity in the heated region to produce an amorphous region.
- the re-growth velocity in the heated region is greater than about 12 m/sec.
- a pulse of energy is delivered to a desired region of a silicon substrate for period of less than about 10 "8 seconds.
- the pulse of energy may be delivered from a laser that delivers a peak power greater than 10 9 W/cm 2 , and preferably in a range between about 10 9 and about 10 10 W/cm 2 for a period of less than about 10 ⁇ 8 seconds.
- the power, pulse duration, shape of the delivered dose to create the amorphous silicon layer may be varied to achieve an amorphous region 140 of a desired size, shape and depth.
- the wavelength of the delivered dose of energy is selected or varied to achieve a desired melt profile.
- the wavelength may be in the UV or IR wavelengths.
- the wavelength of the laser may be less than about 800 nm.
- the wavelength may be about 532 nm or about 193 nm.
- a mask is used to preferentially form the amorphous areas in various regions of the substrate surface.
- Figure 9 is a cross-sectional view of a region of a processing chamber that illustrates one embodiment in which an energy source 20 is adapted to deliver an amount of energy to an anneal region 12 of the substrate 10 from the backside surface 901 to preferentially melt certain desired regions within the anneal region 12.
- an energy source 20 is adapted to deliver an amount of energy to an anneal region 12 of the substrate 10 from the backside surface 901 to preferentially melt certain desired regions within the anneal region 12.
- one or more defined regions of the substrate such as anneal region 12 are exposed to the radiation from the energy source 20 at any given time.
- multiple areas of the substrate 10 are sequentially exposed to a desired amount of energy delivered through the backside surface 901 from the energy source 20 to cause the preferential melting of desired regions of the substrate.
- the anneal region 12 is sized to match the size of the die (e.g., item # 13 in Figure 1), or semiconductor devices, that are formed on the top surface 902 of the substrate 10.
- the boundary of the anneal region 12 is aligned and sized to fit within the "kurf" or "scribe" lines that define the boundary of each die. Therefore, the amount of process variation, due to the varying amount of exposure to the energy from the energy source 20 is minimized, since any overlap between the sequentially placed anneal regions 12 can be minimized.
- the anneal region 12 is a rectangular region that is about 22 mm by about 33 mm in size.
- the substrate 10 is positioned in a substrate supporting region 911 formed on a substrate support 910 that has an opening 912 that allows the backside surface 901 of the substrate 10 to receive energy delivered from the energy source 20.
- the radiation "B" emitted from the energy source 20 to heat regions 903 that are adapted to absorb a portion of the emitted energy.
- the energy source 20 is generally adapted to deliver electromagnetic energy to preferentially melt certain desired regions of the substrate surface.
- Typical sources of electromagnetic energy include, but are not limited to an optical radiation source ⁇ e.g., laser), an electron beam source, an ion beam source, and/or a microwave energy source.
- the substrate 10 is exposed to a pulse of energy from a laser that emits radiation at one or more appropriate wavelengths for a desired period of time.
- pulse of energy from the energy source 20 is tailored so that the amount of energy delivered across the anneal region 12 and/or the amount of energy delivered over the period of the pulse is optimized to enhance preferential melting of certain desired areas.
- the wavelength of the laser is tuned so that a significant portion of the radiation is absorbed by a silicon layer disposed on the substrate 10.
- the wavelength of the radiation is typically less than about 800 nm, and can be delivered at deep ultraviolet (UV), infrared (IR) or other desirable wavelengths.
- the anneal process generally takes place on a given region of the substrate for a relatively short time, such as on the order of about one second or less.
- the wavelength of the emitted radiation from the energy source 20 is selected so that the bulk material from which the substrate is formed is more transparent to the incident radiation than the areas near the top surface 902 that are to be preferentially melted by the exposure of the incident emitted radiation.
- the regions that are to be preferentially melted contain a material that absorbs an amount of the energy delivered through the backside of the substrate, such as a dopant material or ionizing crystal damage ⁇ e.g., crystal defects, Frenkel defects, vacancies) created during the implantation process.
- the dopant materials may be boron, phosphorous, or other commonly used dopant material used in semiconductor processing.
- the bulk material from which the substrate is formed is a silicon containing material and the wavelength of the emitted radiation is greater than about 1 micrometer.
- the energy source 20 contains a CO 2 laser that is adapted to emit principal wavelength bands centering around 9.4 and 10.6 micrometers.
- the energy source 20 is adapted to deliver wavelengths in the infrared region, which is generally between about 750 nm and about 1 mm.
- an absorbing coating (not shown) is disposed over the anneal region 12 on the substrate 10 so that the incident radiation delivered through the back of the substrate can be absorbed before it passes through the substrate.
- the absorbing coating is a metal, such as titanium, titanium nitride, tantalum, or other suitable metal material.
- the absorbing coating is a silicon carbide material, amorphous carbon material, or other suitable material that is commonly used in semiconductor device manufacturing.
- the first wavelength of light is used to generate free carriers ⁇ e.g., electrons or holes) in the substrate from dopants or other ionizing crystal damage found in the desired annealing regions, so that the generated free carriers will absorb the energy delivered through the back of the substrate at a second wavelength.
- the first wavelength is the wavelength of "green light" ⁇ e.g., about 490 nm to about 570nm) and/or shorter wavelengths.
- the first wavelength is delivered at a desirable power density (W/cm 2 ) to the desired region of the substrate from a second source 920 that is on the opposite side of the substrate from the energy source 20, shown in Figure 9.
- the two wavelengths e.g., first and second wavelengths
- the two wavelengths are delivered through the backside of the substrate from the source 20.
- the two wavelengths e.g., first and second wavelengths
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Recrystallisation Techniques (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
Claims
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US78074506P | 2006-03-08 | 2006-03-08 | |
US11/459,847 US7569463B2 (en) | 2006-03-08 | 2006-07-25 | Method of thermal processing structures formed on a substrate |
US11/459,852 US20070221640A1 (en) | 2006-03-08 | 2006-07-25 | Apparatus for thermal processing structures formed on a substrate |
US11/459,856 US20070212859A1 (en) | 2006-03-08 | 2006-07-25 | Method of thermal processing structures formed on a substrate |
PCT/US2007/062672 WO2007103643A2 (en) | 2006-03-08 | 2007-02-23 | Method and apparatus for thermal processing structures formed on a substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
EP1992013A2 true EP1992013A2 (en) | 2008-11-19 |
Family
ID=38475646
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP07757396A Withdrawn EP1992013A2 (en) | 2006-03-08 | 2007-02-23 | Method and apparatus for thermal processing structures formed on a substrate |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP1992013A2 (en) |
JP (1) | JP5558006B2 (en) |
KR (2) | KR101323222B1 (en) |
WO (1) | WO2007103643A2 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090120924A1 (en) * | 2007-11-08 | 2009-05-14 | Stephen Moffatt | Pulse train annealing method and apparatus |
US9498845B2 (en) | 2007-11-08 | 2016-11-22 | Applied Materials, Inc. | Pulse train annealing method and apparatus |
US9012315B2 (en) * | 2013-08-09 | 2015-04-21 | Taiwan Semiconductor Manufacturing Company Limited | Methods and systems for dopant activation using microwave radiation |
KR102216675B1 (en) * | 2014-06-12 | 2021-02-18 | 삼성디스플레이 주식회사 | Repairing apparatus for display apparatus and repairing method for disaplay apparatus |
EP3611757A1 (en) * | 2018-08-16 | 2020-02-19 | Laser Systems & Solutions of Europe | Method for forming a doped region on a semiconductor material |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5696835A (en) * | 1979-12-29 | 1981-08-05 | Fujitsu Ltd | Manufacture of semiconductor device |
JPS5727035A (en) * | 1980-07-25 | 1982-02-13 | Hitachi Ltd | Manufacture of semiconductor device |
GB8515814D0 (en) * | 1985-06-21 | 1985-07-24 | British Telecomm | Fabrication of optical waveguides |
US4849371A (en) * | 1986-12-22 | 1989-07-18 | Motorola Inc. | Monocrystalline semiconductor buried layers for electrical contacts to semiconductor devices |
US5182170A (en) * | 1989-09-05 | 1993-01-26 | Board Of Regents, The University Of Texas System | Method of producing parts by selective beam interaction of powder with gas phase reactant |
JP3326654B2 (en) * | 1994-05-02 | 2002-09-24 | ソニー株式会社 | Method of manufacturing semiconductor chip for display |
US5956603A (en) * | 1998-08-27 | 1999-09-21 | Ultratech Stepper, Inc. | Gas immersion laser annealing method suitable for use in the fabrication of reduced-dimension integrated circuits |
KR20000048110A (en) * | 1998-12-15 | 2000-07-25 | 카네코 히사시 | Solid imaging device and methdod of manufacturing the same |
KR100338768B1 (en) | 1999-10-25 | 2002-05-30 | 윤종용 | Method for removing oxide layer and semiconductor manufacture apparatus for removing oxide layer |
AU6004101A (en) * | 2000-04-24 | 2001-11-07 | Beijing Normal University | Method for fabricating silicon-on-insulator |
US6486066B2 (en) * | 2001-02-02 | 2002-11-26 | Matrix Semiconductor, Inc. | Method of generating integrated circuit feature layout for improved chemical mechanical polishing |
US6902966B2 (en) * | 2001-10-25 | 2005-06-07 | Advanced Micro Devices, Inc. | Low-temperature post-dopant activation process |
EP1459366A2 (en) * | 2001-11-30 | 2004-09-22 | Koninklijke Philips Electronics N.V. | Method of forming a doped region in a semiconductor body comprising a step of amorphization by irradiation |
JP2003229568A (en) * | 2002-02-04 | 2003-08-15 | Hitachi Ltd | Manufacturing method for semiconductor device and semiconductor device |
US7154066B2 (en) | 2002-11-06 | 2006-12-26 | Ultratech, Inc. | Laser scanning apparatus and methods for thermal processing |
JP2004363355A (en) * | 2003-06-05 | 2004-12-24 | Hitachi Ltd | Semiconductor device and method of manufacturing the same |
US7098155B2 (en) | 2003-09-29 | 2006-08-29 | Ultratech, Inc. | Laser thermal annealing of lightly doped silicon substrates |
ATE455366T1 (en) * | 2003-10-17 | 2010-01-15 | Imec | METHOD FOR PRODUCING A SEMICONDUCTOR SUBSTRATE HAVING A LAYER STRUCTURE OF ACTIVATED DOPANTS |
JP4700324B2 (en) * | 2003-12-25 | 2011-06-15 | シルトロニック・ジャパン株式会社 | Manufacturing method of semiconductor substrate |
US8241946B2 (en) * | 2004-04-27 | 2012-08-14 | Creator Technology B.V. | Method of forming an organic semiconducting device by a melt technique |
-
2007
- 2007-02-23 WO PCT/US2007/062672 patent/WO2007103643A2/en active Application Filing
- 2007-02-23 KR KR1020107024018A patent/KR101323222B1/en active IP Right Grant
- 2007-02-23 EP EP07757396A patent/EP1992013A2/en not_active Withdrawn
- 2007-02-23 JP JP2008558449A patent/JP5558006B2/en not_active Expired - Fee Related
- 2007-02-23 KR KR1020087024646A patent/KR101113533B1/en not_active IP Right Cessation
Non-Patent Citations (1)
Title |
---|
See references of WO2007103643A2 * |
Also Published As
Publication number | Publication date |
---|---|
JP2009529245A (en) | 2009-08-13 |
KR20080104183A (en) | 2008-12-01 |
KR20100133454A (en) | 2010-12-21 |
WO2007103643B1 (en) | 2008-06-26 |
KR101113533B1 (en) | 2012-02-29 |
WO2007103643A2 (en) | 2007-09-13 |
WO2007103643A3 (en) | 2008-05-08 |
KR101323222B1 (en) | 2013-10-30 |
JP5558006B2 (en) | 2014-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10840100B2 (en) | Method of thermal processing structures formed on a substrate | |
US8247317B2 (en) | Methods of solid phase recrystallization of thin film using pulse train annealing method | |
KR101442821B1 (en) | Pulse train annealing method | |
AU2021236824B2 (en) | All-semiconductor Josephson junction device for qubit applications | |
KR101113533B1 (en) | Method and apparatus for thermal processing structures formed on a substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20080915 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA HR MK RS |
|
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: HUNTER, AARON, MUIR Inventor name: THOMAS, TIMOTHY, N. Inventor name: LERNER, ALEXANDER, N. Inventor name: SCHAFFER, WILLIAM Inventor name: MOFFATT, STEPHEN Inventor name: JENNINGS, DEAN Inventor name: CAREY, PAUL Inventor name: BALAKRISHNA, AJIT Inventor name: YAM, MARK Inventor name: MAYUR, ABHILASH |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20100902 |