EP1750988B1 - Eisenbahnsignalisierungssystem, -methode und stellwerk - Google Patents

Eisenbahnsignalisierungssystem, -methode und stellwerk Download PDF

Info

Publication number
EP1750988B1
EP1750988B1 EP05744829A EP05744829A EP1750988B1 EP 1750988 B1 EP1750988 B1 EP 1750988B1 EP 05744829 A EP05744829 A EP 05744829A EP 05744829 A EP05744829 A EP 05744829A EP 1750988 B1 EP1750988 B1 EP 1750988B1
Authority
EP
European Patent Office
Prior art keywords
interlocking
processor
units
logic
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Not-in-force
Application number
EP05744829A
Other languages
English (en)
French (fr)
Other versions
EP1750988A1 (de
Inventor
Nigel Balfour Beatty Rail Technologies JOHNSON
Stephen Balfour Beatty Rail Technologies COX
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Balfour Beatty PLC
Original Assignee
Balfour Beatty PLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Balfour Beatty PLC filed Critical Balfour Beatty PLC
Publication of EP1750988A1 publication Critical patent/EP1750988A1/de
Application granted granted Critical
Publication of EP1750988B1 publication Critical patent/EP1750988B1/de
Not-in-force legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B61—RAILWAYS
    • B61L—GUIDING RAILWAY TRAFFIC; ENSURING THE SAFETY OF RAILWAY TRAFFIC
    • B61L19/00—Arrangements for interlocking between points and signals by means of a single interlocking device, e.g. central control
    • B61L19/06—Interlocking devices having electrical operation
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B61—RAILWAYS
    • B61L—GUIDING RAILWAY TRAFFIC; ENSURING THE SAFETY OF RAILWAY TRAFFIC
    • B61L27/00—Central railway traffic control systems; Trackside control; Communication systems specially adapted therefor
    • B61L27/30—Trackside multiple control systems, e.g. switch-over between different systems
    • B61L27/37—Migration, e.g. parallel installations running simultaneously

Definitions

  • This invention relates to railway signalling systems, and more particularly to interlockings used within railway signalling systems.
  • interlocking is the logic architecture which ensures that the routing of trains and the signals provided to trains provide safe operation of the rail network. Trains are routed through the infrastructure using points, and are controlled and regulated through the infrastructure using signals. The location of trains is detected using track circuits or axle counters or other devices.
  • the interlocking prevents (i.e. locks) a change to the system configuration unless a number of related parameters have the appropriate settings (for example points detected in the correct place, the absence of trains in certain track sections etc.).
  • the interlocking has a logic architecture which prevents the controller of the infrastructure from allowing two trains to occupy the same piece of track at the same time and allows the controller to regulate and route trains through the infrastructure.
  • Geographical signalling consists of discrete blocks or units that represent the different pieces of signalling equipment. These units contain all of the logic necessary to operate that equipment safely. They are connected together to mimic the geographical layout of the railway. These connections allow electrical signals (or messages) to be passed between units in order to set routes, move points and clear signals.
  • An example layout along with its equivalent geographical representation is given in Figures 1 and 2 respectively.
  • signals S1 and S3 protect the set of points 4. If signal S1 is cleared then signal S3, which is interlocked with signal S1, cannot be cleared. If signal S3 is cleared then signal S1 cannot be cleared.
  • Trains can be held at signal S1 to allow a train between signal S3 and S5 or visa versa.
  • Track circuits A, B, C and D detect the location of a train.
  • each of the elements of the line side equipment is represented in the geographical interlocking system as a separate logic element, although track circuit C is included in the points unit.
  • the main advantages of geographical signalling are the ease of design and manufacture due to the use of standard pre-defined logic units. Also if a unit fails then the rest of the system can continue working. The failed unit may then be removed and a new unit of the same type substituted.
  • Entire signalling systems may be represented using the following geographical unit types:
  • multiple units may be implemented in the same geographical unit.
  • multiple ends of points may be implemented by connecting two point units together or by combining the logic of multiple point ends in the same geographical unit.
  • Each of these unit types use cables to connect the units together to form a geographical representation of the layout.
  • each 'geographical' unit operates autonomously, processing inputs and altering outputs accordingly. This means that effectively each unit operates in parallel with all other units. This makes the system very quick as far as the end user is concerned. However some operations require the units to operate sequentially. This sequential operation is achieved by passing messages (or electrical signals) between adjacent units. These units respond to the message and then pass it on to the next adjacent unit. In this way, commands can be sequentially passed very rapidly through the system with a minimum of message processing required.
  • route setting can be divided into:
  • Each unit contains sufficient logic to interact with other units and ensure that the piece of equipment it is controlling or monitoring operates safely. In order to do this it must monitor the state of its inputs continuously.
  • Each unit type has a number of different inputs but there is some commonality which is outlined below:
  • each unit In addition to monitoring the state of all inputs each unit must have control over any equipment connected to it. Each unit type controls different outputs but again there is some commonality as outlined below:
  • the units used in electro mechanical geographical interlockings are discrete logic circuits, each performing a limited standard logic operation on the inputs and outputs.
  • a disadvantage of the geographical interlocking design is the large number of components, and the redundancy inherent in the approach, as a result of the logical modelling of each individual part of the line side equipment.
  • the interlockings also take up a significant amount of space.
  • EP 0473834 discloses a control and monitoring system for a railway message box, in which devices are controlled by two control computers to provide redundancy.
  • the interlocking of the invention provides an integrated circuit implementation of the logic associated with individual line side equipment units.
  • the interlocking can be based on standard geographical signalling principles, so that direct replacement of geographical interlockings can be made without the need to re-design signalling circuits.
  • the system can instead replace other types of relay-based system.
  • the interlocking can also interface directly to existing line side signalling circuits.
  • the system can also be used to interface to future train control system protocols, such as ERTMS (Level 1 and Level 2).
  • ERTMS Level 1 and Level 2
  • Each processor unit may perform the logic operations associated many line side equipment elements, but only one signal, set of points or fixed crossing (by fixed crossing is meant a crossing without moving points). This means the geographic design principles can be applied.
  • a processor may implement other functions in addition or instead of the logic of a signal, set of points or fixed crossing, such as track circuit logic.
  • Each processor unit may comprise more than one physical microprocessor, for example for duplication. In this case, each physical microprocessor is still for performing the control of the one or more lineside equipment elements.
  • the processor unit (with one or more microprocessors) is in the form of an independent unit having its own inputs and outputs. Multiple such processor units may be provided on a shared card/circuit board, but they are independent in the sense that any one processor unit is allocated only to the control of the particular lineside equipment elements.
  • Each individual physical microprocessor (of which there may be one or more for each processor unit) is an indivisible unit, and must be replaced in full in the case of repair. In practice, in the case of repair, the full processor unit will be replaced, even if it has more than one microprocessor, only one of which has failed.
  • Each local integrated circuit processor unit is configurable to perform the logic operations associated each of a signal, a set of points and a fixed crossing, and is configured in use to perform the logic operations associated with at most one of these.
  • the processor units may perform other logic operations, for example there may be a processor configured to implement track circuit logic as its sole purpose.
  • the main logic building blocks in a geographical system can be considered as signals, points and crossings, and each processor implements the logic of only one of these elements, although optionally with additional other logic for example additional non-standard logic functions and/or track circuit logic.
  • This arrangement enables a single spare part (one of the processor units) to be provided and which can replace any failed other processor unit.
  • a configuration processor unit is provided for configuring each processor unit thereby to determine the logic operation performed by the processor units.
  • the processor units and the configuration processor may be provided in a rack, and the configuration processor then configures each processor unit in dependence on its position within the rack.
  • the configuration processor can store a model of the lineside equipment layout controlled by the interlocking, and store a mapping of the lineside equipment elements to the rack positions.
  • the invention enables each processor unit to replicate the function of a single building block of existing geographical interlocking systems. The system can be installed using these processor units, and these can also be easily serviced and replaced if necessary, with minimum disruption to service.
  • the interlocking has a plurality of these processor units.
  • the line side equipment elements may comprise signals, track circuits, crossovers and points.
  • An interface processor may be provided for interfacing between the central control system and one or more data buses of the interlocking, the one or more data buses being in communication with the local integrated circuit processor units.
  • the one or more data buses may comprise first and second duplicated data buses for safety critical data and a third data bus for non-safety critical data.
  • Each local integrated circuit processor unit may comprise first and second processors performing duplicated processing operations.
  • interlockings of the invention are preferably used in a railway signalling system which further comprises a plurality of geographical units and a track infrastructure including a plurality of line side equipment elements controlled and monitored by the interlockings.
  • the invention also provides a method of providing an interlocking function in a railway as claimed in claim 15.
  • the invention provides a modular system in which each module can be configured to represent different lineside equipment elements.
  • a solid state system can be designed using well known geographical signalling design principles.
  • Figure 3 shows the overall architecture of a typical area of the rail infrastructure.
  • the tracks 10 are divided into fairly small regions (for example a multiple track junction), and each of these regions is served by a local interlocking 12.
  • Each interlocking 12 communicates with the line side equipment associated with the sections of track 10 using an interface unit 14 (these define the lineside circuits).
  • the interlocking also communicates with a control station/signal box 16 which covers a wider area, including the three interlockings in the example of Figure 3 .
  • Each interlocking typically covers one region, such as the rail infrastructure associated with one railway station, or a junction at a location between stations.
  • each line side unit is controlled and monitored in the interlocking by an associated logic circuit, and the interface signals between the interlocking 12 and the interface units 14 are in a standardised form.
  • the interface units 14 are typically relay-based units, and these interface between the standard signal format at the output of the interlocking (for example 50V dc line levels) and the signals required to control the lineside equipment, for example 110V or low voltage dc line levels.
  • the interlocking of the invention passes the same signals between the interlocking and the line side equipment as the conventional geographical system, and thus maintains the same output format to the interface units 14.
  • the interlocking of the invention also models the required logic operations for each geographical line side equipment element separately.
  • a plurality of local integrated circuit processor units are provided, each performing the logic operations associated with one specific line side equipment element (although track circuit logic may be included in the logic for a switch or signal, for example).
  • the interlocking of the invention thus provides an integrated circuit implementation of the logic associated with individual line side equipment units. This enables direct replacement of electro-mechanical relay based geographical systems with solid state electronics.
  • the interlocking is based on standard geographical signalling principles, so that direct replacement can be made without the need to re-design signalling circuits. Replacement of other types of relay based systems can also be carried out using known geographical design principles.
  • FIGS 4 and 5 show in more detail the architecture of the system of the invention.
  • the interlocking comprises processor units 20 (one of which is shown in Figure 4 ), and these carry out the logic functions associated with the individual line side elements, namely representing the functions of the geographical units outlined above.
  • each processor unit has sufficient logic to replicate any of the geographical unit types. At any one time each processor unit will only replicate one geographical unit type.
  • Each processor unit thus carries the required integrated circuit logic to implement control of (at least) each of, a signal, a set of points (single ended or double ended) and a fixed crossing. However, in use, each processor will implement the control logic for at most one of these elements.
  • the logic implementing the control of a signal or a set of points may also include the logic associated with the handling of the input information received from the track circuits at the sides of the signal or points.
  • the logic associated with each of these different types of line side equipment element may be considered to be standard.
  • the processor units enable non-standard additional logic functions to be programmed into them. During the configuration operation, additional logic functions can be loaded into the processor units, and the processor units have processing capacity for this purpose.
  • the processor units communicate using data buses 22 with a configuration card 24 which acts as a central terminal interface unit, and this in turn communicates with the central (i.e. regional) control terminal 26.
  • the processor units are connected to each other via vital and non-vital buses.
  • the central terminal 26 allows signalling technicians to interact with the interlocking and diagnose faults. It also acts as an event recorder with all messages passed between units being recorded for fault finding, diagnostic purposes and for use as train location, direction and speed information for use in customer and other information systems.
  • a panel interface unit 30 also links between the buses 22 and the signaller's panel 32. Route requests can be made from this panel, and these are implemented if the interlocking logic allows.
  • a technician's terminal 34 is used for communicating directly with the central terminal 26.
  • All of the units shown in Figure 4 excluding the terminals 26 and 34, together constitute the interlocking and the processor units 20 communicate with the line side equipment through an input/output interface 36 implemented as an input/output unit.
  • the input/output unit is provided with its own signalling power supply and interface directly to the existing DC or AC line circuits or directly to the lineside equipment via trackside modules. All input/output units are connected to the same duplicated supply, represented as power supply unit (PSU) 38 in Figure 5 .
  • PSU power supply unit
  • Each interlocking of the invention comprises a number of the processor units, for example plugged into a rack.
  • each processor unit is identical, and has the logic associated with each type of lineside equipment element.
  • FIG. 6 shows in simplified form the rack 50, which has a number of slots 51 (14 in the example of Figure 6 ). Each of these slots 51 receives one processor unit in the form of a card. One slot is reserved for the configuration unit, in the form of a card 52 (which is the central terminal interface 24 of Figure 4 ) which carries the configuration information. One slot is also reserved for the panel interface, again in the form of a card 53, which interfaces to the signaller's panel.
  • Each slot is uniquely identified (i.e. numbered). Using this approach, each slot represents one element of lineside equipment, and the inputs and outputs for the cards in each slot are connected together to implement the desired geographical layout. This connection between cards is implemented as traffic over the data buses, and the configuration card determines how the inputs and outputs of each processor unit are effectively connected together.
  • each slot may be implemented by the backplane of the rack, so that when a card is inserted, the identification of the rack number and slot number comes from the pin connections of the card to the backplane.
  • the card can then identify the configuration information which relates to it from the data buses. This means the processor units can be completely identical, as they learn their identity from the backplane into which they are plugged.
  • Each of the units shown in Figure 2 may be allocated to a particular slot, although the logic for track circuits A, B and D could be implemented as part of the logic of the signals S1, S3 and S5 (respectively).
  • the configuration card 52 is programmed to define the function of each slot.
  • slot 1 may be a track circuit (track circuit A)
  • slot 2 may be a track circuit (track circuit B)
  • slot 3 may be a signal (signal S1) and so on.
  • the configuration card 52 When the system powers up, the configuration card 52 is interrogated, and provides a mapping between the slot number and the type of lineside equipment element. Each processor unit is then configured according to the slot in which it is positioned, and is thereby configured to implement the logic associated with a specific lineside equipment element. This logic is that previously implemented by one geographical relay set in a relay based geographical system. Additional non-standard logic may also be loaded from the configuration card to a processor unit, as a function of the slot in which the processor unit is located. For example, a particular set of points may need to process additional inputs to the standard controlling inputs (for example signals from two or three sections of rail upstream). This non-standard logic requirement can then be loaded to the required processor unit, and is equivalent to the free-wiring within a relay-based geographical system.
  • the configuration information is equivalent to the physical wire straps in relay-based geographical systems.
  • racks there may be many racks in one interlocking.
  • one configuration card may control 10s or 100s of processor units. Each slot is then identified both by the rack number and the slot number within the interlocking.
  • the configuration card can also carry out periodic configuration checks, for example providing updates and checking version numbers.
  • Figure 5 shows the typical architecture of one of the geographical processor units in more detail. It consists of a number of modules which allow the processor unit to perform its safety critical function. There are typically two independent processor channels per unit which are called A and B. These are used to ensure that the interlocking is fail safe by duplication. The preferred design of the processor card is such that it achieves the required safety integrity level. In order for an output to change, both processors, Processor A and Processor B, must send the appropriate signals to the I/O unit(s). If either processing channel does not sent the correct signal then the state of the output will not change to a less restrictive state and will stay or revert to a more restrictive state.
  • each processor has a number of interfaces.
  • Each processor has an interface to a vital communications ("comms") link. This link is used to carry all safety critical messages between processor units and between the central terminal.
  • Each processor also has an interface to the non vital comms link. This is used to carry non safety critical messages between the panel processor and each processing unit. These messages are non vital as they can only make requests which the interlocking will only execute if it is safe to do so.
  • each processor has an interface to the I/O unit 36. This interface isolates the processor unit from the I/O unit for protection from electro magnetic interference (EMI). Each processor unit also has access to a non-volatile memory module that is used to store all of the site specific configuration data required.
  • EMI electro magnetic interference
  • This unit is used to interface directly to the line side signalling circuits.
  • Each processor unit can control a single or plurality of I/O units.
  • Each card has the ability to monitor a plurality of input pairs and control a plurality of output pairs.
  • Each input pair can monitor either a uni-polar or bi-polar signalling circuit.
  • Each input places the same load on the circuit as a conventional relay and hence can be used directly in place of relay circuitry. It is possible to remove each input in turn in order to test the operation of the input circuitry.
  • Each output pair can drive either a uni-polar or bi-polar signalling circuit. All outputs on a single card are fed from a single externally provided signalling supply. It is possible to remove each output in turn in order to test the operation of the output circuit. If any part of the output circuitry fails then it is still possible to remove the output by removing either leg of the signalling supply.
  • This unit is used to interface the interlocking with the signallers panel. It also handles all non safety critical parts of the route setting process such as the Push Button Interface (PB1).
  • PB1 Push Button Interface
  • the panel interface communicates with each processor unit in turn via the non vital bus. This allows all of the panel indications to be updated on a periodic basis.
  • the panel interface unit converts this request into a standard format and then sends it to the relevant processor units
  • the panel interface unit interfaces to the panel via the I/O interface. This can either talk directly to a time division multiplexer or can drive further interface circuitry to communicate directly with a panel.
  • the panel interface 30 can connect to a conventional field end TDM (time division multiplex) system, or else the field end TDM system can be replaced and incorporated into the system, so that the system communicates directly with the office end TDM system.
  • the system may instead replace both the office and field end TDM systems, and the system may then have a direct interface with the signaller's panel 32.
  • the panel interface unit may be duplicated (not shown).
  • This unit interfaces the interlocking to the central terminal. It has connections to both the A and B vital comms links and the non vital comms link. It continually monitors these links and records all messages passing between the processor unit on the vital link and all messages passing between the panel interface unit and the processor unit on the non vital comms link. Each message is stored with a time stamp of when it was received. If there is a discrepancy between the messages on the A and B vital comms links then this is recorded and an alarm generated. There are two processors within the central terminal interface unit. The first receives messages from the vital and non vital comms links, time stamps them and stores them. It also responds to requests made by either the processor units or the panel interface unit.
  • the second processor deals with the communication with the central terminal. In this way, the recording of messages on the communication links is not interrupted by the need to communicate with the central terminal.
  • the initiating processor requests that a transfer of data takes place then the other processor responds to that request when it is available.
  • the second purpose of the central terminal interface unit is to allow technicians to apply controls to the interlocking (such as temporary approach control).
  • the final purpose of the central terminal interface unit is to check and update each processor units site specific configuration. This information is requested by each processor via the vital bus each time it is reset.
  • the configuration card may also be duplicated (not shown).
  • the central terminal consists of a rack mounted PC that acts as a central data store for the system. It logs all messages that are passed between the various part of the interlocking system. It also stores the configuration for each of the processor units. This is used to check that each unit is correctly configured and to update the configuration if necessary. It also allows the technicians access to the all logged data and allows controls to be applied.
  • the technicians terminal allows the technicians to apply controls to the interlocking and to view data from the interlocking.
  • the system of the invention enables the interlocking to be designed using existing geographical signalling principles (and hence competency).
  • the system interfaces directly to existing line side circuits, so that no external alterations are required.
  • the system can be installed within the existing accommodation hence removing the requirement for new buildings, and with minimal site specific wiring required.
  • the system can also easily be tested prior to commissioning.
  • the implementation of different geographical units as different processor units results in no common point of failure, so that it is possible to route trains around failed units.
  • a single processor unit can be used to replace all geographical unit types.
  • Each standard processor unit will then carry sufficient logic to represent all of the unit types, but will be configured to perform the logic operations of one such unit or a number.
  • the system thus has minimal spares requirements, and the units are interchangeable and hot swappable without powering down the system.
  • the system of the invention Whilst the system of the invention is developed to provide a cost effective and safe replacement of a geographical system, it can also be used to upgrade existing free-wired systems. In this case, the infrastructure covered by the free wired system is re-modelled using geographical principals.
  • ERTMS is a signalling standard which has been developed to provide interoperability of the trans-Europe rail network.
  • ERTMS is an electronic based system, which is therefore not inherently compatible with the electro-mechanical relays of geographical systems.
  • the invention enables geographical interlockings to be interfaced to ERTMS.
  • the resulting system type i.e. electronic, represents a technology with obsolescence benefit over electro-mechanical systems.
  • the system of the invention 60 can be run in parallel with an existing interlocking 62 prior to commissioning.
  • first level approval would be obtained to run the system in parallel with an existing interlocking.
  • the parallel running could run for a period with the existing interlocking making the decisions, and with continuous monitoring, using the monitoring arrangement 64, of the decision made by the new system, in order to detect any differences in decisions made.
  • approval would be obtained to control the network using the existing interlocking, and control could then be passed between the two systems.
  • control would transferred to the new system, although the existing interlocking could be retained for a further period, with continued monitoring, before eventual decommissioning of the existing interlocking. This eventual decommissioning is shown in Figure 8 .
  • Figure 9 shows the lineside circuits 14 as a unit 90, and the standard interface which the system of the invention is designed to use is shown as 92, and these include control signals and feedback "indication" signals.
  • the existing interlocking is shown as 94 and the interlocking communicates with the signal box through a TDM system 96.
  • the system of the invention is shown at 98, and this receives tapped signals from the lineside circuits (shown dotted).
  • Coloured links are used indicate which relay lineside circuits are currently coupled to the existing interlocking. Different coloured links indicate which relay lineside input circuits are currently coupled to the CGI system.
  • the outputs from the system are connected to a set of lineside test relays 100 which simulate the operation of the lineside relays in the location cases. These relays 100 are monitored using data loggers 102 monitoring spare contacts, and a data logger 95 is also provided for the existing interlocking 94.
  • the inputs and outputs to and from the TDM system 96 are monitored using a software logger 104. This records all changes in the TDM inputs and outputs from both the existing interlocking and the system of the invention. It also provides the system of the invention with a copy of all TDM outputs.
  • the input to the software logger is suitably opto-isolated and current limited and is only be able to listen to the TDM transmit and receive lines.
  • a subsequent stage of the implementation process can consist of a series of "over and back" trials (where there is handover between the new and old systems).
  • a duplicate TDM system can be provided to aid quick transfer between the existing interlocking and the system of the invention.
  • the TDM system can be interfaced to the CGI system via a panel interface relays.
  • the interface 14 between the lineside equipment and the interlocking can remain standard when implementing the invention, in other words remain relay-based. These interfaces also implement the logic associated with signal and track circuits for straight line track sections. However, these lineside circuits could also be replaced with integrated circuit implementations.
  • the processor units/cards may all be identical, and they are then configured to implement one desired logic function. However, there may instead be a number of different cards, each for a different type of lineside equipment element. This diminishes the modular benefits of the system to a limited extent, but does give the additional advantage that the system can verify that the correct types of processor unit have been placed into the different slots. This provides an additional level of protection in the design and implementation of the system.

Landscapes

  • Engineering & Computer Science (AREA)
  • Mechanical Engineering (AREA)
  • Train Traffic Observation, Control, And Security (AREA)
  • Safety Devices In Control Systems (AREA)
  • Fluidized-Bed Combustion And Resonant Combustion (AREA)
  • Electric Propulsion And Braking For Vehicles (AREA)

Claims (15)

  1. Eine Blockierung für ein Eisenbahnsignalgebungssystem, die folgende Merkmale aufweist:
    eine erste Schnittstelle zur Kommunikation zwischen der Blockierung und einem zentralen Steuerungs- und Überwachungssystem (26);
    eine Mehrzahl von lokalen Integrierte-Schaltung-Prozessoreinheiten (20), wobei jede lokale Prozessoreinheit dahin gehend angepasst ist, die logischen Operationen, die einem oder mehreren spezifischen streckenseitigen Ausrüstungselementen (14) zugeordnet sind, durchzuführen, wobei jede Prozessoreinheit dahin gehend angepasst ist, die logischen Operationen, die höchstens entweder einem Signal, einem Satz von Weichen oder einem feste Kreuzung zugeordnet sind, durchzuführen; und
    eine zweite Schnittstelle (36) zwischen den Integrierte-Schaltung-Prozessoreinheiten (20) und den streckenseitigen Ausrüstungselementen (14),
    dadurch gekennzeichnet, dass jede lokale Integrierte-Schaltung-Prozessoreinheit (20) dahin gehend konfigurierbar ist, die logischen Operationen, die sowohl einem Signal, einem Satz von Weichen als auch einem feste Kreuzung zugeordnet sind, durchzuführen, und im Gebrauch dahin gehend konfiguriert ist, die logischen Operationen, die höchstens entweder einem Signal, einem Satz von Weichen oder einem feste Kreuzung zugeordnet sind, durchzuführen,
    und wobei die Blockierung ferner einen Konfigurationsprozessor (24) zum Konfigurieren jeder Prozessoreinheit, um dadurch die durch die Prozessoreinheiten durchgeführten logischen Operationen zu bestimmen, umfasst.
  2. Eine Blockierung gemäß Anspruch 1, bei der zumindest eine der Prozessoreinheiten (20) die logischen Operationen, die entweder einem Signal, einem Satz von Weichen oder einem feste Kreuzung zugeordnet sind, durchführt, und die Logik zusätzlich zumindest einer Gleisschaltung zugeordnet ist.
  3. Eine Blockierung gemäß Anspruch 1 oder 2, bei der die Prozessoreinheiten (20) und der Konfigurationsprozessor (24) in einem Gestell (50) vorgesehen sind und bei der der Konfigurationsprozessor jede Prozessoreinheit in Abhängigkeit von ihrer Position in dem Gestell konfiguriert.
  4. Eine Blockierung gemäß Anspruch 3, die ferner eine Schalttafelschnittstellensteuerung (30) umfasst, die ebenfalls in dem Gestell vorgesehen ist.
  5. Eine Blockierung gemäß einem der vorhergehenden Ansprüche, bei der der Konfigurationsprozessor (24) ein Modell der durch die Blockierung gesteuerten Anordnung der streckenseitigen Ausrüstung speichert und eine Abbildung der streckenseitigen Ausrüstungselemente auf die Gestellpositionen speichert.
  6. Eine Blockierung gemäß einem der vorhergehenden Ansprüche, bei der eine oder mehrere der Prozessoreinheiten (20) auf einer Prozessorkarte vorgesehen ist beziehungsweise sind.
  7. Eine Blockierung gemäß Anspruch 6, die eine Mehrzahl von Prozessorkarten umfasst.
  8. Eine Blockierung gemäß einem der vorhergehenden Ansprüche, bei der die streckenseitigen Ausrüstungselemente (14) Signale, Zugerfassungsschaltungen, feste Kreuzungen und Weichen umfassen.
  9. Eine Blockierung gemäß Anspruch 8, bei der die Zugerfassungsschaltungen Gleisschaltungen und/oder Achsenzähler umfassen.
  10. Eine Blockierung gemäß einem der vorhergehenden Ansprüche, die ferner einen Schnittstellenprozessor zur Schnittstellenbildung zwischen dem zentralen Steuerungssystem (26) und einem oder mehreren Datenbussen (22) der Blockierung umfasst, wobei der eine oder die mehreren Datenbusse mit den lokalen Integrierte-Schaltung-Prozessoreinheiten (20) in Kommunikation stehen.
  11. Eine Blockierung gemäß Anspruch 10, bei der der eine oder die mehreren Datenbusse (22) einen ersten und einen zweiten als Duplikat vorliegenden Datenbus für sicherheitskritische Daten und einen dritten Datenbus für nicht-sicherheitskritische Daten umfasst beziehungsweise umfassen.
  12. Eine Blockierung gemäß einem der vorhergehenden Ansprüche, bei der jede lokale Integrierte-Schaltung-Prozessoreinheit (20) einen ersten und einen zweiten Prozessor umfasst, die als Duplikat vorliegende Verarbeitungsoperationen durchführen.
  13. Eine Blockierung gemäß einem der vorhergehenden Ansprüche, bei der die zweite Schnittstelle (36) eine Eingabe-/Ausgabeeinheit zur Schnittstellenbildung mit den streckenseitigen Ausrüstungselementen umfasst.
  14. Ein Eisenbahnsignalgebungssystem, das folgende Merkmale aufweist:
    ein zentrales Überwachungs- und Steuerungssystem (26);
    eine Mehrzahl von Blockierungen gemäß einem der vorhergehenden Ansprüche;
    eine Gleisinfrastruktur (10), die eine Mehrzahl von streckenseitigen Ausrüstungselementen (14) umfasst, die durch "die Blockierungen gesteuert und überwacht werden.
  15. Ein Verfahren zum Bereitstellen einer Blockierungsfunktion bei einer Eisenbahn, dadurch gekennzeichnet, dass das Verfahren folgende Schritte umfasst:
    Konfigurieren einer Mehrzahl lokaler Integrierte-Schaltung-Prozessoreinheiten (20) unter Verwendung eines Konfigurationsprozessors (24), und dadurch Bestimmen der durch die Prozessoreinheiten durchgeführten logischen Operation, so dass jede Prozessoreinheit die logischen Operationen durchführt, die einem oder mehreren spezifischen streckenseitigen Ausrüstungselementen, die höchstens entweder ein Signal, einen Satz von Weichen oder einen feste Kreuzung umfassen, zugeordnet sind, wobei jede lokale Integrierte-Schaltung-Prozessoreinheit dahin gehend konfigurierbar ist, die logischen Operationen, die sowohl einem Signal, einem Satz von Weichen als auch einem feste Kreuzung zugeordnet sind, durchzuführen;
    Kombinieren der logischen Funktionen der verschiedenen Prozessoreinheiten, um die Blockierungsfunktionalität zu liefern; und
    Verwenden der Prozessoreinheiten, um die streckenseitigen Ausrüstungselemente (14) zu steuern.
EP05744829A 2004-05-20 2005-05-17 Eisenbahnsignalisierungssystem, -methode und stellwerk Not-in-force EP1750988B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GBGB0411277.7A GB0411277D0 (en) 2004-05-20 2004-05-20 Railway signalling systems
PCT/GB2005/001882 WO2005113315A1 (en) 2004-05-20 2005-05-17 Railway signalling system and interlocking

Publications (2)

Publication Number Publication Date
EP1750988A1 EP1750988A1 (de) 2007-02-14
EP1750988B1 true EP1750988B1 (de) 2008-12-17

Family

ID=32607664

Family Applications (1)

Application Number Title Priority Date Filing Date
EP05744829A Not-in-force EP1750988B1 (de) 2004-05-20 2005-05-17 Eisenbahnsignalisierungssystem, -methode und stellwerk

Country Status (6)

Country Link
EP (1) EP1750988B1 (de)
AT (1) ATE417773T1 (de)
AU (1) AU2005245171B2 (de)
DE (1) DE602005011794D1 (de)
GB (2) GB0411277D0 (de)
WO (1) WO2005113315A1 (de)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3312073A1 (de) 2016-10-21 2018-04-25 Schweizerische Bundesbahnen SBB Verfahren zur prüfung eines eisenbahnsystems und eisenbahnsystem
EP3549842A1 (de) * 2018-04-06 2019-10-09 Thales Management & Services Deutschland GmbH Zugverkehrsleitsystem und verfahren zur sicheren anzeige einer zustandsanzeige einer strecke und zugverkehrsleitsystem

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006051355A1 (en) * 2004-11-15 2006-05-18 Abb As A control system, a method to operate a control system, a computer data signal and a graphical user interface for rail-borne vehicles
DE102005013194A1 (de) * 2005-03-16 2006-09-21 Siemens Ag Bedienplatzsystem
EP2057056B1 (de) * 2006-08-29 2016-11-02 Siemens Schweiz AG Verfahren und einrichtung für ein modulares adaptives system zur steuerung und überwachung von bahnsicherungsanlagen
EP2112046B1 (de) * 2008-04-24 2010-09-22 ABB Research Ltd. Verfahren, Vorrichtung und Computerprogrammerzeugnis zum Einsatz in Stellwerken
AU2009243416B2 (en) * 2008-11-28 2015-08-13 Technological Resources Pty. Limited Track Vehicle Protection Method and System
EP2236385B1 (de) 2009-04-01 2011-07-20 Thales Security Solutions & Services GmbH Adressierung von Signalisierungseinheiten für einen Bus eines Signalsystems
CH701344A1 (de) 2009-06-23 2010-12-31 Anton Gunzinger Stellwerksteuerung.
GB2472636B (en) * 2009-08-14 2015-06-17 Siemens Rail Automation Holdings Ltd Railway signalling systems
DE102011007601A1 (de) * 2011-04-18 2012-10-18 Siemens Aktiengesellschaft Verfahren zum Austauschen eines an ein elektronisches Stellwerk angeschlossenen Stellwerks mit Relaisschnittstellen-Ein-/Ausgang gegen ein weiteres elektronisches Stellwerk mit mindestens einem Datenbus-Ein-/Ausgang und elektronisches Stellwerk
FR2985709B1 (fr) * 2012-01-13 2015-12-04 Ic2E Treize Methode de cablage des entrees de boitiers pilotes de cdv au sein de postes de signalisation ferroviaire
DE102012202046A1 (de) * 2012-02-10 2013-08-14 Siemens Aktiengesellschaft System zur Steuerung, Sicherung und/oder Überwachung von Fahrwegen spurgebundener Fahrzeuge sowie Verfahren zum Betreiben eines solchen Systems
CN104029698B (zh) * 2014-06-12 2016-02-03 北京交大思诺科技股份有限公司 调车专用的地面电子设备
CN109151858B (zh) * 2018-07-11 2021-11-30 中国铁道科学研究院集团有限公司通信信号研究所 铁路专用移动通信接口监测数据精确地理化方法
WO2020188493A1 (en) * 2019-03-18 2020-09-24 Tata Consultancy Services Limited System for securing communication between central controller and signaling devices in traffic signaling networks
CN111547112B (zh) * 2020-05-22 2022-04-19 卡斯柯信号(成都)有限公司 继电器接口型轨旁电子单元配置文件的正向生成方法
CN112158235B (zh) * 2020-08-25 2022-10-18 通号城市轨道交通技术有限公司 用于城市轨道交通的室外信号设备控制方法及系统
CN115257886A (zh) * 2022-07-22 2022-11-01 浙江众合科技股份有限公司 基于计轴数字通信接口的城市轨道交通侧防系统及方法
GB2623954A (en) * 2022-10-31 2024-05-08 Siemens Mobility Ltd Railway interlocking system and method

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4122523A (en) * 1976-12-17 1978-10-24 General Signal Corporation Route conflict analysis system for control of railroads
IN160140B (de) * 1981-10-10 1987-06-27 Westinghouse Brake & Signal
DE3323269A1 (de) * 1983-06-28 1985-01-10 Siemens AG, 1000 Berlin und 8000 München Einrichtung zum betrieb eines rechnergesteuerten stellwerkes
JP2705818B2 (ja) * 1989-01-12 1998-01-28 日本信号株式会社 電子連動装置におけるてっ査鎖錠装置
JPH085379B2 (ja) * 1990-04-06 1996-01-24 株式会社京三製作所 電子連動装置
EP0473834B1 (de) * 1990-09-07 1994-06-22 Siemens Aktiengesellschaft Einrichtung zur Steuerung eines nach dem Bereichsrechnerprinzip organisierten elektronischen Stellwerks
GB2286705B (en) * 1994-02-17 1997-05-14 Gec Alsthom Ltd Multi-processor module
US5922034A (en) * 1996-12-06 1999-07-13 Union Switch & Signal Inc. Programmable relay driver
JP3820322B2 (ja) * 1998-11-30 2006-09-13 株式会社日立製作所 設備分散型電子連動装置
GB2348034A (en) * 1999-03-17 2000-09-20 Westinghouse Brake & Signal An interlocking for a railway system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3312073A1 (de) 2016-10-21 2018-04-25 Schweizerische Bundesbahnen SBB Verfahren zur prüfung eines eisenbahnsystems und eisenbahnsystem
EP3549842A1 (de) * 2018-04-06 2019-10-09 Thales Management & Services Deutschland GmbH Zugverkehrsleitsystem und verfahren zur sicheren anzeige einer zustandsanzeige einer strecke und zugverkehrsleitsystem
EP3549842B1 (de) 2018-04-06 2022-05-11 Thales Management & Services Deutschland GmbH Zugverkehrsleitsystem und verfahren zur sicheren anzeige einer zustandsanzeige einer strecke und zugverkehrsleitsystem

Also Published As

Publication number Publication date
EP1750988A1 (de) 2007-02-14
GB0411277D0 (en) 2004-06-23
AU2005245171B2 (en) 2010-03-04
GB2414327A (en) 2005-11-23
DE602005011794D1 (de) 2009-01-29
GB2414327B (en) 2006-09-27
ATE417773T1 (de) 2009-01-15
WO2005113315A1 (en) 2005-12-01
AU2005245171A1 (en) 2005-12-01
GB0510060D0 (en) 2005-06-22

Similar Documents

Publication Publication Date Title
EP1750988B1 (de) Eisenbahnsignalisierungssystem, -methode und stellwerk
US10843716B2 (en) Method and apparatus for an interlocking control device
US6032905A (en) System for distributed automatic train supervision and control
Cribbens Solid-state interlocking (SSI): an integrated electronic signalling system for mainline railways
WO2006051355A1 (en) A control system, a method to operate a control system, a computer data signal and a graphical user interface for rail-borne vehicles
US4641243A (en) Computer-controlled interlocking system for a railway installation
EP0108363A2 (de) System zur Verwaltung und Steuerung des Zugverkehrs
KR101340080B1 (ko) 열차제어시스템에서 계전기를 이용한 주계로의 자동절체장치
KR101210930B1 (ko) 열차용 선로변 다중화 정보처리모듈의 자동 절체제어기 감시 및 통신유지장치
EP2990296B1 (de) System zur ausserbetriebnahme eines gleisabschnittes sowie anschlussmittel zum anschluss eines solchen systems an ein zugsicherungssystem des gleises
KR100673535B1 (ko) 열차용 선로변의 정보처리모듈 다중화에 따른 절체 시스템및 그 방법
RU2657118C1 (ru) Централизованная система контроля перегонных рельсовых цепей тональной частоты для высокоскоростного движения
CA1162652A (en) Electronic interlocking system
JP4555781B2 (ja) 分散型連動システムにおける監視方式
TW201934396A (zh) 路線區域集中電子聯鎖裝置
RU2784240C1 (ru) Микропроцессорная система автоблокировки с децентрализованным размещением аппаратуры
EP4393789A1 (de) Überwachungssystem zur überwachung eines oder mehrerer arbeitsbereiche innerhalb eines gleises
Matsumoto et al. Application of assurance technology for railway signaling system
Sugiura et al. Methods for Introducing a New Interlocking System in Omiya Station, Japan
De Beck et al. The Programmable Railway Signalling Interlocking
CZ256295A3 (en) Programmable safety device for a crossing
JP2005014783A (ja) 信号保安システム
Landau et al. Relays to Processors at the Port Authority Trans-Hudson
JPH09285040A (ja) 配電線自動化システム
Tarnai et al. Method for the Development of a Special Railway Interlocking Subsystem

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20061214

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR

17Q First examination report despatched

Effective date: 20070327

DAX Request for extension of the european patent (deleted)
GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

RTI1 Title (correction)

Free format text: RAILWAY SIGNALLING SYSTEM, METHOD AND INTERLOCKING

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 602005011794

Country of ref document: DE

Date of ref document: 20090129

Kind code of ref document: P

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081217

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081217

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081217

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081217

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081217

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081217

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090328

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090317

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081217

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081217

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090518

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090317

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090417

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081217

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081217

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081217

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081217

26N No opposition filed

Effective date: 20090918

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090531

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20090517

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090531

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090531

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20100129

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

REG Reference to a national code

Ref country code: GB

Ref legal event code: S27

Free format text: APPLICATION FILED; APPLICATION TO AMEND SPECIFICATION UNDER SECTION 27 FILED ON 9 MARCH 2010

Ref country code: GB

Ref legal event code: S27

Free format text: APPLICATION OPEN FOR OPPOSITION; PATENTS FORM 15 GIVING THE COMPTROLLER NOTICE OF OPPOSITION TO THE AMENDMENTS. YOU ALSO NEED TO FILE TWO COPIES OF A STATEMENT SETTING OUT FULLY THE FACTS OF YOUR CASE AND THE RELIEF THAT YOU ARE SEEKING.FOR A COPY OF THESE AMENDMENTS, PHONE LITIGATION SECTION (01633 814376)

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090602

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090517

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090517

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091201

REG Reference to a national code

Ref country code: GB

Ref legal event code: S27

Free format text: SPECIFICATION AMENDED; APPLICATION FOR AMENDMENT UNDER SECTION 27 FILED ON 9 MARCH 2010, ALLOWED ON 28 JULY 2010

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090318

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081217

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090517

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090618

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081217

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081217