EP1738337B1 - Transducteur de mesure numerique a signal de courant - Google Patents

Transducteur de mesure numerique a signal de courant Download PDF

Info

Publication number
EP1738337B1
EP1738337B1 EP05729510A EP05729510A EP1738337B1 EP 1738337 B1 EP1738337 B1 EP 1738337B1 EP 05729510 A EP05729510 A EP 05729510A EP 05729510 A EP05729510 A EP 05729510A EP 1738337 B1 EP1738337 B1 EP 1738337B1
Authority
EP
European Patent Office
Prior art keywords
output
reset
signal
current
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP05729510A
Other languages
German (de)
English (en)
Other versions
EP1738337A1 (fr
Inventor
Wolfgang Trunzer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Endress and Hauser SE and Co KG
Original Assignee
Endress and Hauser SE and Co KG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Endress and Hauser SE and Co KG filed Critical Endress and Hauser SE and Co KG
Publication of EP1738337A1 publication Critical patent/EP1738337A1/fr
Application granted granted Critical
Publication of EP1738337B1 publication Critical patent/EP1738337B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G08—SIGNALLING
    • G08C—TRANSMISSION SYSTEMS FOR MEASURED VALUES, CONTROL OR SIMILAR SIGNALS
    • G08C19/00—Electric signal transmission systems
    • G08C19/02—Electric signal transmission systems in which the signal transmitted is magnitude of current or voltage

Definitions

  • the present invention relates to digital transducers, in particular a transmitter with current signal, in which therefore the measured value is output by controlling a signal current or a supply current.
  • Digital transducers are those which comprise at least one microprocessor for processing the measurement signals or for controlling internal functions. Particularly in safety-relevant applications, it is necessary to be able to detect the failure of a transmitter or its components with sufficiently high probability.
  • NAMUR Recommendation NE43 proposes that for meters with a measurement signal current in a band range between 4 and 20 mA, a device failure with an error signal current outside this band range, e.g. not more than 3.6 mA or at least 21 mA is signaled.
  • Such a transducer is from the utility model DE 299 17 651 U1 known.
  • the present invention is based on the object of providing a digital signal converter which reliably signals the failure of its microprocessor.
  • the object is achieved by the transmitter according to the independent claim 1.
  • the transmitter comprises a microprocessor with a reset input and a clock output for providing a periodic clock signal; a monitoring circuit having a clock input and a reset output; and a current regulator for outputting a measurement signal current, which measurement signal current in measurement operation in a first band region represents a measurement value; and signal an error outside the first band range; in which
  • the clock input of the monitoring circuit is connected to the clock output of the microprocessor
  • the reset input of the microprocessor is connected to the reset output of the monitoring circuit, in case of failure of the clock signal at the reset output of the monitoring circuit, a reset signal is output periodically, further
  • the transmitter comprises a comparator circuit having a first input connected in a low pass to the reset output of the monitoring circuit, a second input to which a reference voltage is applied, and an output connected to an input of the current regulator, wherein after repeated output of the reset signal, the voltage at the first input of the comparator circuit exceeds the reference voltage, so that at the output of the comparator an actuating signal is applied, which causes the current controller to output an error signal current outside the first band range.
  • the first band range is for the measurement signal current for example 4 to 20 mA.
  • the error signal current should be at least 21 mA or at most 3.6 mA.
  • the error signal current is regulated to 22 mA.
  • the monitoring circuit may comprise, for example, a digital counter, which counts from a start value and, when exceeding or falling below a limit, causes the output of a reset signal at the reset output.
  • the counter is reset to its start value both by each pulse of the clock signal of the microprocessor and by the reset signal of the monitoring circuit.
  • the limit value is selected in such a way to the counting speed of the counter and the clock frequency of the microprocessor, that the limit value is never under or exceeded when the clock signal is functioning.
  • the limit is selected so that after sending a reset signal is sufficient time to restart the microprocessor after a simple clock error, so that the clock signal is output again at the output of the microprocessor before the limit is reached. Therefore, only when a reset signal has not led to a successful reset in the expected time, a new reset signal is issued.
  • the low pass via which the output signal of the monitoring circuit is supplied to the comparator circuit, comprises an RC element.
  • the comparator circuit preferably comprises a first operational amplifier.
  • the current regulator comprises two parallel current regulator circuits, of which the first current regulator circuit regulates the measurement signal current in the first band region and the second current regulator circuit regulates the error signal current to a value outside the first band region.
  • the second current regulator circuit can for this purpose comprise a second operational amplifier, of which an input is connected to the output of the comparator circuit, and whose output is connected to the base of a transistor, via which the error signal current is adjusted. It is currently preferred that the internal power supply of the second operational amplifier for controlling the error signal current is independent of the power supply of the current control circuit for controlling the measurement signal current. In this way, it is ensured that the error signal current can be adjusted even when the voltage supply of the current regulator circuit for the measuring signal current has failed.
  • the first current regulator circuit for controlling the measurement signal current may be of similar construction to the second current regulator circuit, wherein in a currently preferred embodiment the transmitter comprises an ASIC and parts of the first current regulator circuit are integrated into the ASIC.
  • Fig. 1 a block diagram of a transmitter according to the invention
  • FIG. 2 shows the time course of the signals at the test points designated in FIG. 1; FIG. and
  • FIG. 3 shows an example of a current regulator for implementing the present invention.
  • the circuit shown in Fig. 1 of a transmitter comprises a microprocessor 1 with a reset input and a clock output or trigger output for providing a periodic clock signal, which is shown as a curve a in Fig. 2. Furthermore, a current regulator 2 is provided, which regulates the supply current of the transmitter as a measurement signal current between 4 and 20 mA. In the normal measuring operation, the current controller 2 receives an actuating signal, which represents a measured value, from the microprocessor 1 and regulates the supply current to a value corresponding to the actuating signal.
  • the transmitter further comprises monitoring circuit 3 with a clock input and a reset output, whose signal is shown as curve b in FIG.
  • the reset output of the monitoring circuit remains at zero. However, if the clock signal fails, then a reset pulse is output at the reset output, which is repeated after a certain time, if the reset was unsuccessful, and the microprocessor clock signal 1 continues to be absent.
  • the signal of the reset output is also fed via a low-pass filter 5 to the input of a comparator 4, which comprises a first operational amplifier.
  • the signal curve at the comparator input can be seen from the curve c in FIG. If the reset is unsuccessful, several reset pulses lead to a voltage increase until the reference voltage at the reference input of the comparator 4 is exceeded.
  • the voltage at the output of the comparator 4 is increased, and output as a fault signal to the current controller 2, which now outputs the supply current to an error signal current of 22 mA, for example.
  • the general course of the supply current can be seen schematically from the curve d in FIG. Accordingly, the value of the supply current in the normal measuring operation in the band between 4 and 20 mA and is regulated to 22 mA after a short undefined transition, which is indicated by the X in the curve.
  • the current controller 2 shown comprises two current regulator circuits connected in parallel, of which the first current regulator circuit regulates the measurement signal current in the first band region and the second current regulator circuit regulates the error signal current to a value outside the first band region.
  • Both current regulator circuits essentially each comprise a current regulating transistor 21, 25 whose base is connected to the output of an operational amplifier 22, 26.
  • a control voltage for controlling the measuring signal current or the error signal current.
  • the second operational amplifier 26 of the second current regulator circuit of the output of the comparator 4 is connected via a series resistor R2. The reference input of the second operational amplifier is grounded. When now the output of the comparator is also grounded, the output signal of the second operational amplifier is grounded and the second transistor 25 is off.
  • the comparator 4 If, on the other hand, a sustained failure of the clock of the microprocessor, the comparator 4 outputs a control signal Uv fault current , then the second operational amplifier 26 outputs a voltage which reduces the resistance of the second transistor 25, so that a current flows through the second transistor, which causes a total supply current of 22 mA.
  • the resistance of the main electronics which is supplied by the supply current, and which is not shown here in detail, is summarized in this illustration by the resistor 27 and R HE .
  • the first current regulator circuit for controlling the measurement signal current is in principle similar to the second current regulator circuit, wherein in the illustrated embodiment, the transmitter comprises an ASIC 24, and the operational amplifier 22 of the first current regulator circuit is integrated into the ASIC 24.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Measurement Of Current Or Voltage (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)
  • Amplifiers (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)

Claims (9)

  1. Transmetteur, comprenant : un microprocesseur (1) doté d'une entrée de réinitialisation et d'une sortie d'horloge destinée à la mise à disposition d'un signal d'horloge périodique ; un circuit de surveillance (3) doté d'une entrée d'horloge et d'une sortie de réinitialisation ; et un régulateur de courant (2) destiné à la sortie d'un courant de signal de mesure, lequel signal de courant de mesure représente, en mode mesure, une valeur mesurée dans une première gamme ; et signale une erreur en dehors de la première gamme,
    l'entrée d'horloge du circuit de surveillance étant reliée avec la sortie d'horloge du microprocesseur, l'entrée de réinitialisation du microprocesseur étant reliée avec la sortie de réinitialisation du circuit de surveillance, un signal de réinitialisation étant émis périodiquement en cas de défaillance du signal d'horloge sur l'entrée de réinitialisation du circuit de surveillance, caractérisé en ce que le transmetteur comporte en outre un circuit comparateur (4) doté d'une première entrée, qui est reliée à travers un filtre passe-bas (5) avec la sortie de réinitialisation du circuit de surveillance (3), doté d'une deuxième entrée, à laquelle est appliquée une tension de référence, et doté d'une sortie, qui est reliée avec l'entrée du régulateur de courant, la tension présente à la première entrée du comparateur dépassant, après sortie répétée du signal de réinitialisation, la tension de référence de telle sorte que soit appliqué à la sortie du comparateur, un signal de commande qui ordonne au régulateur de délivrer un courant de signal d'erreur en dehors de la première gamme.
  2. Transmetteur selon la revendication 1, pour lequel le filtre passe-bas se compose d'un circuit RC.
  3. Transmetteur selon la revendication 1 ou 2, pour lequel le circuit comparateur comprend un premier amplificateur opérationnel.
  4. Transmetteur selon l'une des revendications précédentes, pour lequel la première gamme s'étend de 4 à 20 mA.
  5. Transmetteur selon la revendication 4, pour lequel le courant du signal d'erreur est d'au moins 21 mA.
  6. Transmetteur selon l'une des revendications précédentes, pour lequel le circuit de surveillance comprend un compteur, qui compte à partir d'une valeur initiale et ordonne la sortie d'un signal de réinitialisation en cas de dépassement par le haut ou par le bas d'un seuil, le compteur étant remis à sa valeur initiale à la fois par chaque impulsion du signal d'horloge du microprocesseur et par le signal de réinitialisation du circuit de surveillance.
  7. Transmetteur selon l'une des revendications précédentes, pour lequel le régulateur de courant comprend deux circuits de régulation de courant parallèles, parmi lesquels le premier circuit de régulation de courant régule un courant de signal de mesure dans une première gamme et le deuxième circuit de régulation de courant régule le courant de signal d'erreur à une valeur en dehors de la première gamme.
  8. Transmetteur selon la revendication 7, pour lequel le deuxième circuit de régulation de courant comprend un deuxième amplificateur opérationnel, dont une entrée est reliée avec la sortie du circuit comparateur, et dont la sortie est reliée avec la base d'un transistor, par le biais duquel est réglé le courant du signal d'erreur.
  9. Transmetteur selon la revendication 8, pour lequel l'alimentation en tension du deuxième amplificateur opérationnel destiné à la régulation du courant du signal d'erreur est réalisée indépendamment de l'alimentation en tension du circuit de régulation de courant destiné à la régulation du courant du signal de mesure.
EP05729510A 2004-04-19 2005-03-23 Transducteur de mesure numerique a signal de courant Active EP1738337B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102004019392A DE102004019392A1 (de) 2004-04-19 2004-04-19 Digitaler Messumformer mit Stromsignal
PCT/EP2005/051344 WO2005101345A1 (fr) 2004-04-19 2005-03-23 Transducteur de mesure numerique a signal de courant

Publications (2)

Publication Number Publication Date
EP1738337A1 EP1738337A1 (fr) 2007-01-03
EP1738337B1 true EP1738337B1 (fr) 2007-08-15

Family

ID=34963283

Family Applications (1)

Application Number Title Priority Date Filing Date
EP05729510A Active EP1738337B1 (fr) 2004-04-19 2005-03-23 Transducteur de mesure numerique a signal de courant

Country Status (6)

Country Link
US (1) US7928742B2 (fr)
EP (1) EP1738337B1 (fr)
CN (1) CN100481147C (fr)
AT (1) ATE370487T1 (fr)
DE (2) DE102004019392A1 (fr)
WO (1) WO2005101345A1 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102008061006A1 (de) * 2008-11-28 2010-06-02 Esw Gmbh Verfahren und Vorrichtung zur Messung von elektrischen Strom
DE102011082018A1 (de) * 2011-09-01 2013-03-07 Siemens Aktiengesellschaft Verfahren zum Betreiben eines Feldgeräts für die Prozessinstrumentierung sowie Feldgerät
DE102013107904A1 (de) 2013-07-24 2015-01-29 Endress + Hauser Flowtec Ag Messgerät mit einer umschaltbaren Mess- und Betriebselektronik zur Übermittlung eines Messsignals
DE102015105090A1 (de) * 2015-04-01 2016-10-06 Krohne Messtechnik Gmbh Verfahren zum Betreiben eines Feldgerätes und entsprechendes Feldgerät
CN109212307B (zh) * 2017-06-30 2020-12-18 致茂电子(苏州)有限公司 信号量测装置与信号量测方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57123424A (en) 1981-01-26 1982-07-31 Toko Inc Dc power supply device
DE3322242A1 (de) 1982-07-23 1984-01-26 Robert Bosch Gmbh, 7000 Stuttgart Einrichtung zur funktionsueberwachung elektronischer geraete, insbesondere mikroprozessoren
JPS6479841A (en) 1987-09-22 1989-03-24 Aisin Seiki Abnormality monitoring device for microcomputer
US4804958A (en) 1987-10-09 1989-02-14 Rosemount Inc. Two-wire transmitter with threshold detection circuit
FR2687810B1 (fr) 1992-02-21 1996-08-14 Sextant Avionique Procede et dispositif pour la surveillance temporelle du fonctionnement d'un processeur.
JPH06332755A (ja) * 1993-05-19 1994-12-02 Mitsubishi Electric Corp ウォッチドッグタイマ回路
JP3633092B2 (ja) * 1996-03-18 2005-03-30 日産自動車株式会社 マイコン故障監視装置
JP2000035903A (ja) 1998-07-16 2000-02-02 Hitachi Ltd マイクロコンピュータの暴走監視装置
US6985581B1 (en) * 1999-05-06 2006-01-10 Intel Corporation Method and apparatus to verify circuit operating conditions
DE29917651U1 (de) * 1999-10-07 2000-11-09 Siemens AG, 80333 München Meßumformer sowie Prozeßleitsystem
DE10202028A1 (de) 2002-01-18 2003-07-24 Endress & Hauser Gmbh & Co Kg Transmitter
EP1652160B2 (fr) * 2003-08-07 2019-11-06 Rosemount Inc. Dispositif de traitement a priorite sur une boucle

Also Published As

Publication number Publication date
WO2005101345A1 (fr) 2005-10-27
CN100481147C (zh) 2009-04-22
EP1738337A1 (fr) 2007-01-03
DE102004019392A1 (de) 2005-12-08
US7928742B2 (en) 2011-04-19
ATE370487T1 (de) 2007-09-15
US20080030356A1 (en) 2008-02-07
CN1942910A (zh) 2007-04-04
DE502005001258D1 (de) 2007-09-27

Similar Documents

Publication Publication Date Title
EP0883097B1 (fr) Dispositif pour la transmission de signaux entre un émetteur et un récepteur
EP1738337B1 (fr) Transducteur de mesure numerique a signal de courant
EP3025318B1 (fr) Appareil de mesure doté d'une électronique de fonctionnement et de mesure commutable servant à la communication d'un signal de mesure
DE102016119419B4 (de) Universelle Sensorschnittstelle eines Maschinenüberwachungssystems
DE102014206292B4 (de) Elektroniksteuervorrichtung
EP2786596A1 (fr) Procédé et dispositif pour vérifier un système de haut-parleur
EP1466308A1 (fr) Ensemble capteur
DE102005047894B4 (de) Verfahren zur Prüfung der Betriebsfähigkeit von Messumformern
EP2506436B1 (fr) Circuit d'entrée pour un composant d'entrée et procédé de fonctionnement d'un circuit d'entrée
EP2904352A1 (fr) Lecture parallèle d'un capteur analogique par deux unités de commande
EP0890217B1 (fr) Detection de venue en butee et de blocage d'un moteur pas a pas
DE3831193A1 (de) Messwertgeber-fehlererkennungsschaltung
DE3429854A1 (de) Gleichspannungs-messeinrichtung mit offsetspannungskompensation
WO2002017473A1 (fr) Procede et dispositif de reglage de la frequence de rotation d'un ventilateur a courant continu
EP3783317B1 (fr) Dispositif capteur à synchronisation d'un signal de capteur sur un signal d'interrogation
EP2603772B1 (fr) Circuiterie de régulation et de surveillance d'un courant de signal et transducteur de mesure comprenant une telle circuiterie
WO2013030053A1 (fr) Procédé permettant de faire fonctionner un appareil de terrain destiné au suivi instrumental d'un processus ainsi qu'appareil de terrain
EP0796035B1 (fr) Prothèse acoustique numérique avec supervision du processeur
DE102007049360A1 (de) Verfahren zum Betrieb eines Reifendrucküberwachungssystems und ein Reifendrucküberwachungssystem
DE102007050898A1 (de) Vorrichtung zum Ermitteln von Umdrehungen einer Welle
DE102008043178A1 (de) Feldgerät der Prozessautomatisierungstechnik
DE102013109237A1 (de) Stromausgangsschaltung, Testanordnung mit einer Stromausgangsschaltung und Messumformer
EP2725353A1 (fr) Procédé de réglage automatique du point de travail de fréquence d'exploitation d'un dispositif de détection à ultrasons
EP3788389B1 (fr) Dispositif de mesure de courant redondant comportant une détection de coupures de circuit
DE102017002296A1 (de) Schaltungsanordnung mit multifunktionalem Eingang, insbesondere für die Steuer- und Regelelektronik eines Pumpenaggregats

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20060921

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

DAX Request for extension of the european patent (deleted)
AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: GERMAN

REF Corresponds to:

Ref document number: 502005001258

Country of ref document: DE

Date of ref document: 20070927

Kind code of ref document: P

ET Fr: translation filed
GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)

Effective date: 20071115

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20071215

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20071126

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

REG Reference to a national code

Ref country code: IE

Ref legal event code: FD4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20071116

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080115

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

Ref country code: IE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20071115

26N No opposition filed

Effective date: 20080516

BERE Be: lapsed

Owner name: ENDRESS + HAUSER G.M.B.H. + CO. KG

Effective date: 20080331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080323

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20071115

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090331

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080323

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080216

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070815

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20160321

Year of fee payment: 12

Ref country code: FR

Payment date: 20160321

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20160324

Year of fee payment: 12

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20170323

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20171130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170323

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170323

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 502005001258

Country of ref document: DE

Owner name: ENDRESS+HAUSER SE+CO. KG, DE

Free format text: FORMER OWNER: ENDRESS + HAUSER GMBH + CO. KG, 79689 MAULBURG, DE

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230601

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240320

Year of fee payment: 20