EP1677277B1 - Verfahren zur Steuerung einer Matrix-Anzeige - Google Patents

Verfahren zur Steuerung einer Matrix-Anzeige Download PDF

Info

Publication number
EP1677277B1
EP1677277B1 EP05113010A EP05113010A EP1677277B1 EP 1677277 B1 EP1677277 B1 EP 1677277B1 EP 05113010 A EP05113010 A EP 05113010A EP 05113010 A EP05113010 A EP 05113010A EP 1677277 B1 EP1677277 B1 EP 1677277B1
Authority
EP
European Patent Office
Prior art keywords
voltage
voltages
pair
line selection
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Not-in-force
Application number
EP05113010A
Other languages
English (en)
French (fr)
Other versions
EP1677277A3 (de
EP1677277A2 (de
Inventor
Denis Sarrasin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Commissariat a lEnergie Atomique CEA
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat a lEnergie Atomique CEA, Commissariat a lEnergie Atomique et aux Energies Alternatives CEA filed Critical Commissariat a lEnergie Atomique CEA
Publication of EP1677277A2 publication Critical patent/EP1677277A2/de
Publication of EP1677277A3 publication Critical patent/EP1677277A3/de
Application granted granted Critical
Publication of EP1677277B1 publication Critical patent/EP1677277B1/de
Not-in-force legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0271—Adjustment of the gradation levels within the range of the gradation scale, e.g. by redistribution or clipping
    • G09G2320/0276—Adjustment of the gradation levels within the range of the gradation scale, e.g. by redistribution or clipping for the purpose of adaptation to the characteristics of a display device, i.e. gamma correction
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2077—Display of intermediate tones by a combination of two or more gradation control methods
    • G09G3/2081—Display of intermediate tones by a combination of two or more gradation control methods with combination of amplitude modulation and time modulation

Definitions

  • the present invention relates to a method of controlling a matrix display screen for displaying images having different gray levels.
  • the images to display can be in black and white or in colors, in the latter case, the expression "gray level" means half-tone of color.
  • the display matrix screens to which the present invention more particularly applies are flat screens with electron emission or with electron sources.
  • the figure 1 schematically illustrates in section a matrix display screen that uses a field emission electron source.
  • This matrix display screen comprises one or more anode electrodes 1, cathode electrodes 2 which are electron sources, gate electrodes 3, isolated from the cathode electrodes 2 but which cooperate with them.
  • These anode electrodes 1 on the one hand, cathode 2 and gate 3 on the other hand are located on different supports 5, 6 which when assembled delimit a space 7 in which the vacuum prevails.
  • the cathode electrodes 2 emit a flow of electrons as a function of the electric field created by the potential difference V GK imposed between the gate electrodes 3 and the cathode electrodes 2.
  • Bias means is adapted to apply a voltage V G to the gate electrodes 3 and a voltage V K to the cathode electrodes 2.
  • the voltage V GK is the control voltage which is equal to (V G - V K).
  • a voltage source V A makes it possible to apply a high voltage to the anode electrodes 1. This voltage (of the order of several hundred volts) is substantially higher than that applied to the cathode electrodes to attract the electrons emitted by the electrodes. cathode electrodes.
  • Electrons emitted by the cathode electrodes 2 are accelerated and collected by the anode electrodes 1 subjected to the high voltage VA. If a layer of phosphor material 8 ("phosphor") is deposited on the anode electrodes 1, the kinetic energy of the electrons is converted into light.
  • phosphor material 8 a layer of phosphor material 8
  • FIG. 2 represents a display device with an electron emission matrix display screen and the associated control electronics.
  • the electrodes of cathode and gate extend in substantially perpendicular directions to form an electron emitter matrix array.
  • the cathode electrodes generally form columns and grid electrodes of the rows of the matrix display screen.
  • An image dot is at the intersection between a cathode electrode also called column electrode c1 to cm and a gate electrode also called line electrode 11 to 1p.
  • the matrix display screen has p rows and m columns.
  • the document referenced [4] describes how the addressing of each image point of the display screen and therefore the control of the luminance thereof.
  • This line scan generator 9 is connected to a voltage source VLS (e.g. 80V) and to a voltage source VLNS generally grounded.
  • the device also comprises a control generator 12, for controlling the columns, connected to two voltage sources 13 (for example equal to 40V) and 14 (for example ground), making it possible to apply one or other of these voltages, according to the information to be displayed, on the electrodes of columns c1 to cm.
  • the generators 10 and 12, often called “drivers" are connected to a controller 16 which synchronizes the assembly in relation to data and control signals provided.
  • all the lines 11, ... 1p are connected to the line scan generator 9 and they are each in turn selected sequentially for a line selection time Tls by applying to them the voltage VLS which is called the selection voltage. During this line selection time Tls, the unselected lines are brought to the voltage VLNS which is called the non-selection voltage. All the columns c1, .., cm are connected to the control generator 12.
  • the columns c1, ... cm are brought to a voltage corresponding to the information to be displayed by the image points at the intersection of the latter and the selected line.
  • the voltage of the unselected lines VLNS is such that the voltages present on the columns do not affect the display on these lines.
  • the figure 3 shows that the response curve I cathode (Vli-Vcj) of an image point Pi, j includes a transmission threshold Vs. As long as the line / column potential difference remains below this threshold Vs, there is almost no electron emission.
  • a modulation of the column voltage is therefore chosen Vcj such that when the voltage Vli equal to the non-selection voltage VLNS is applied to the line li, the potential difference between VLNS and the column voltage Vcj is always less than the threshold Vs and such that when one applies to the line li the voltage Vli equal to the selection voltage VLS, the column voltage Vcj makes it possible to reach a zone where the line / column potential difference vli-Vcj is beyond the threshold Vs.
  • the maximum potential difference (and therefore the white), is obtained by applying a column voltage V Con close to VLNS and the minimum potential difference (for black) is obtained with a column voltage V Coff intermediate between VLNS and VLS.
  • a display screen for HDTV type HDTV 1080p includes 1080 refreshed lines with a frequency of 60 Hz and 1920 columns.
  • the line selection time Tls is approximately 15 ⁇ s. If we tolerate a setup time of about 1%, this represents a rise time of about 150 ns for a circuit that should also modulate a forty volts, a scan speed (English name of slew rate) 60V / ⁇ s. This performance must be performed at the least cost for the 1920 columns with severe constraints on the power consumption of these circuits.
  • a disadvantage of this type of addressing is that the frequencies associated with these pulses do not pass without damage in the complex display screens. Indeed, the time constants specific to the display screen depend both on the resistivity of the row and column electrodes and the line / column capacity to be loaded at each voltage change. The reduction of these values is a strong technological constraint, difficult to achieve to display a large number of gray levels on large complex display screens. This method also comes up against the problem of the capacitive consumption generated by both the levels of the voltages to be switched and the frequency of these switches.
  • matrix display screens have mostly response types that follow a linear law whether with respect to a voltage or a duration of excitation.
  • the European patent application bearing the number [6] and whose references are at the end of the description proposes to perform a correction of the luminances from linearly coded data by varying the light emission amplitude over time. line selection, thus giving equal reference deviations, different illumination differences. It also proposes to obtain the same result by using pulse width modulation (PWM) with a nonlinear distribution of times. This corrects the answer for high levels of illumination but can not restore details for low levels.
  • PWM pulse width modulation
  • a larger number of samples means samples of shorter durations and thus clashes with the time constants of the display screen.
  • the method of the invention does not apply exclusively to microtip screens but to any type of electron emission matrix display screen.
  • Another object of the invention is to make the response of an electron source screen compatible with the nonlinear coding called gamma correction.
  • Another object of the invention is to reduce the number of bits to be used for controlling a matrix display screen.
  • Another object of the invention is to propose a method for controlling a matrix display screen whose capacitive consumption is minimized.
  • the present invention proposes, in order to display the gray levels, instead of using samples in linear proportion of the light intensity, to use samples in a non-linear proportion by opting for a coding which follows the curve of response of the human eye because the eye is more sensitive to luminance differences at low level of illumination than at high level. His perception of luminance follows a nonlinear law known as gamma correction which has been modeled in particular by the International Commission on Illumination.
  • the present invention relates to a method of controlling a matrix display screen with lines and columns whose intersections form a picture dot, including applying to a line a line selection voltage during a line selection time and simultaneously with a column of a control voltage corresponding to a gray level to be displayed by the associated image point.
  • the gray level is selected from 2 q levels and numerically coded according to a nonlinear law consistent with the perception of luminance by a human eye.
  • the line selection time is subdivided into one or more groups of 2 (qn) time intervals with (qn) integer> 1, each group having the same duration.
  • the distribution of these 2 (qn) time intervals in a group is, for a pair of voltages, according to a nonlinear law having a transfer function close to the inverse of that previously used to code the gray levels to the corresponding gray level range.
  • the voltage applied to a column takes, for a pair of voltages and a group of time intervals, either one of the values of the voltage torque during the whole duration of the group, or switches at least once, during the duration of the group, at the end of a time interval, of a value of the pair of voltages to the other.
  • the time slots in the two groups can be distributed symmetrically with respect to the middle of the line selection time, so as to limit current calls of switching common to all columns.
  • the line selection voltage is transient free.
  • the present invention is particularly applicable to electron source flat screens.
  • the binary words are subdivided into two subwords one of n bits corresponding to the most significant bits and the other of q-n bits corresponding to the least significant bits.
  • the column driving voltage generator may comprise for each column, a combinatorial logic stage controlling a series of analog switches to preselect a voltage pair delivered by the discrete voltage generator from the n most significant bits of a word binary and a signal from a counter initialized at each line selection time and to switch from one of the voltages to the other torque when the counter has reached the value corresponding to qn low-order bits of the word binary.
  • the counter receives a series of non-linearly distributed pulses corresponding to the pair of voltages coming from a pulse generator connected to the screen controller via a multiplexer also receiving in address the n most significant bits of the binary word delivered by the data source.
  • the combinational logic stage can receive the n most significant bits of the binary word delivered by the data source via a shift register associated with memory latches.
  • the combinatorial logic stage can be connected to the counter via a comparator which compares the signal from the counter with the qn bits of least significance of the binary word delivered by the data source.
  • an addressing mode is used presenting both the modulation possibilities in terms of time and voltage offered by the electro-optical response of a screen using an electron source. Beyond the threshold, the luminance obtained varies according to a quasi-exponential law with the voltage and linearly with the duration of excitation.
  • the display screen to which the invention applies is a matrix display screen to p lines 11 to 1p and m columns c1 to cm. This matrix display screen is electron source.
  • a selected line voltage VLS is applied to a selected line li which in the example described will be at a high level since in this example the operation will be performed according to the mode of the Figure 4A .
  • control voltages will be applied to the columns c1 to cm such that the image point Pi, j at the intersection between the selected line li and the column concerned cj will display a desired gray level G .
  • the number q is the number of bits that will be used to code the gray level. Eight-bit color coding allows good grayscale rendering.
  • n N pairs of voltages are defined such that (Vc0, Vc1), (Vc1, Vc2) ... (Vci-1, Vci), whil, (VcN-1, VcN), Vc0 represents the voltage whose potential difference with respect to the line selection voltage VLS corresponds to the Vs electron emission threshold.
  • the application of a voltage of one of the couples on a column immediately causes an emission more or less electrons according to the luminance / voltage curve shown on the Figure 5B .
  • the 2 q gray levels are divided into 2 qn ranges n of q gray levels.
  • Vci + 1 is associated with one of the ranges n of q gray levels.
  • the line selection time Tls is subdivided into one or more groups T of 2 (qn) time intervals [ti + 1, ti] between times t0 and t2 qn , with qn greater than one.
  • Each group T has the same duration.
  • the time intervals t0 to t2 qn have different durations for each pair of voltages (Vci, Vci + 1).
  • the time intervals t0 to t2 qn of a group T have durations which follow a nonlinear law which has a transfer function close to the inverse of that previously used to code the gray levels for the corresponding range n of gray levels.
  • a given gray level G is in one of the ranges n of gray levels and to display this gray level G, we will use the pair of voltages (Vci, Vci + 1) which is associated with the said range n of levels of gray.
  • one of the torque voltages (Vci, Vci + 1), for example Vci is applied to a column Ci for the duration of the group, or, initially, one of the voltages, for example Vci, is applied and then at the end of a time interval of the group T, at least once, the previous voltage Vci is switched to the other voltage Vci + 1 of the pair.
  • the voltage to be applied to a column ci then takes the first value Vci during an integer number of time intervals [ti, ti-1] of the group T and switches to the second value Vci + 1 if necessary during the rest of the time of the group if, for example, only one switching is planned.
  • the time intervals between the instants t0 and t2 qn in the T time intervals group have durations that vary from one pair of voltages to another in a non-linear law with a transfer function close to the inverse of the one used to code the gray levels.
  • the first pair of voltages (Vc0, Vc1) makes it possible to display the range n of the 2 q / 2 n first levels of gray
  • the second pair of voltages (Vc1, Vc2) makes it possible to display the range n of the following 2 q / 2 n gray levels and so on with the pair of voltages (VcN-1, VcN) which makes it possible to show beach n the last 2 q / 2 n grayscale.
  • P G represents the normalized weight to one that has the coded gray level.
  • ⁇ is equal to Tls.
  • the weights P Gsup and P Ginf are calculated in the same way from the gray levels Gsup and Ginf which limit the range of gray levels associated with the pair of voltages. We can write that:
  • This time ⁇ t is therefore coded according to a nonlinear law having a transfer function close to the inverse of that (1), (2) used to code the gray levels G for the range n of gray levels considered.
  • the line selection time Tls has only one group of time slots and that the voltage Vc0 is first applied so as to display the lowest luminance then then that one switches to the voltage Vc1 allowing the strongest luminance during the rest of the time of Tls.
  • the first voltage pair (Vc0, Vc1) is used to display the first (2 qn ) gray levels.
  • time intervals (by example t62-t63) or samples have different durations for each pair of voltages and these durations are to be calculated according to formula (3).
  • this formula makes it possible to place the terminals of these time intervals with respect to the line selection time Tls.
  • the first n high-order bits give information on the voltage pair that will be used to control the column that must be addressed to display the gray level G.
  • the n most significant bits are equal to 01. This is the pair (Vc1, Vc2) of rank 2, which will serve. If these n most significant bits had been 00, we would have taken the pair (Vc0, Vc1) of rank 1. If these n bits of weight had been 11, we would have used the pair (Vc2, Vc3) of rank 3. More generally the Y value in decimal of the n most significant bits leads to the use of the pair of tensions of rank Y + 1.
  • the pair (Vc1 Vc2) of the example displays the range of gray levels whose terminals are 64 and 128.
  • the q-n low-order bits 110101 correspond to 53 in base 10. They indicate when the switching of the voltage Vc1 to the voltage Vc2 will occur. It will occur at time t53 which is the upper bound of the time interval [t54, t53].
  • the voltage Vc2 will be applied for 80% of the line selection time Tls between times t53 and t0 of the line selection time Tls while the voltage vc1 will only be applied for 20% of the line selection time Tls between t64 and t53 instants.
  • the voltage Vc0 is such that VLS-Vc0 corresponds to the electron emission threshold of the matrix display screen used. With the voltage Vc0 electrons are emitted but at a very low level which may be insufficient depending on the external light atmosphere to have a perception of the associated luminance.
  • the voltage Vc4 makes it possible to display the highest luminance.
  • the n 2 most significant bits 01 indicate the voltage torque to be used for displaying this gray level.
  • the voltage pair to be used is the second (Vc1 Vc2).
  • the low-order bits 011 indicate the moment when one of the voltages Vc1 will be switched to the other Vc2.
  • the bits of low weight 011 correspond to 3 in decimal base.
  • the instants t7 to t1 are positioned between t8 and t0 according to the calculations of ⁇ t explained above.
  • the successive time intervals have decreasing durations but of course they could have had increasing durations.
  • the distribution of the time intervals may correspond to that of the part between Figure 6B with the difference that the time interval [t8, t0] would be equal to the line selection time T1s and not to its half.
  • the switching of the voltage Vc2 to the voltage Vc1 would be at time t3, at the end of the time interval which goes from t2 to t3.
  • the different switching times possible from one voltage to the other can be controlled by pulse signals from a screen controller 21 in response for example to a conversion table 11 as shown in FIG. Figure 8B .
  • These pulses can be used by counting means 13 which, depending on the low-order bits of the gray level to be displayed, and therefore the appropriate torque of the voltages will determine the instant or times when a switching must take place. At every tension will be associated a specific signal carrying all possible switching times. Only one or a few of these moments will be activated according to the gray level to be displayed, the others will be neutralized.
  • the dashed grid represents the different switching times possible for each of the voltage pairs and the number entered in each box represents the gray level obtained, expressed in decimal base, if a switching occurs in a voltage voltage pair allowing display the lowest luminance towards the voltage to display the highest luminance.
  • the bold line shows the pace of the signal to be applied to a column to obtain on a point image, located at the intersection of this column and a selected line, the gray level encoded 11.
  • the boxes bearing the numbers 0, 8, 16, 24, i.e. of the form 2 k represent the gray levels obtained without switching. To obtain the gray level 0, the voltage remains during the entire line selection time T1s to Vc0, for the gray level 8, the voltage remains at Vc1 and so on.
  • the Figure 6B illustrates an advantageous variant of implementation of the invention in which the line selection time T1s is subdivided into two equal groups T1, T2 of 2 qn time slots. In these two groups the distribution of the 2 qn time intervals is symmetrical with respect to the middle of the line selection time Tls.
  • the voltage pair (Vc1, Vc2) applies from time t0 to time t3, then there is switching to voltage Vc1.
  • the voltage Vc1 applies from time t3 to time t8.
  • the voltage Vc1 applies from time t8 'to time t3', then there is switching to voltage Vc2.
  • the voltage Vc2 applies from time t3 'to time t0'.
  • the signal that applies to the columns is symmetrical with respect to the instant t8 or t8 ', these two moments being merged.
  • This variant makes it possible to obtain a distribution of rise and fall times which avoids the common switching current calls to all the columns.
  • the line selection time Tls taken into account for the control of the signals on the columns corresponds to the duration during which the line selection signal is well established, that is, has reached its VLS level and therefore, that tm end dead times corresponding to the rising and falling edges of the signal as it passes from the VLNS non-selection level to the VLS selection level and vice versa should be ignored.
  • the line selection time is then free of end dead time and therefore of voltage transient.
  • the figure 7 illustrates in the form of timing diagrams (7A to 7F) the signals used to control a matrix display screen in the example of the Figure 6B with consideration of idle time.
  • the timing diagram 7A is a line clock signal HL whose rising edge is intended to trigger a transition of the signal to be applied to the lines: transition from VLNS to VLS or vice versa.
  • the signal to be applied on the lines is illustrated by the timing diagram 7D. It is generated by the line scan generator.
  • the solid lines show the signal to be applied on a line that is selected and the dashed line signals illustrate the signals that applied to the previous line and will apply to the next line.
  • the timing diagram 7B illustrates an LC pulse signal which controls the loading of data relating to the columns to be controlled.
  • the column driving voltage generator switches the column of a given image point of the voltage it had at the previous line selection time to the voltage it must take at the beginning of the current line selection time.
  • Timechart 7C illustrates the signal CC which will allow the signal to be applied to the columns to overcome the end dead times tm.
  • the positive part of this signal corresponds to the time Tls used to code the gray levels.
  • the signal applies to the pulse generator 11 (described later in figures 8 ) to validate the useful time of the series of pulses as illustrated by the timing diagram 7F.
  • Timechart 7E gives the appearance of the signal to be applied on a column to display the gray level represented in FIG. Figure 6B .
  • the voltage applied to the column is Vc2
  • the column keeps this voltage for a duration D1t then switches to the voltage Vc1, it keeps this voltage and then switches to the voltage Vc2 with an advance of D1t with respect to the end of the line selection time T1s free of the end dead time tm.
  • the timing diagram 7F illustrates a series of pulses taken from the 2 n series which are associated with each pair of voltages (Vci, Vci + 1).
  • the pulses are produced by a pulse generator 11 to generate the switchover between the two voltages via a multiplexer 12, a counter 13 and a comparator 14 described subsequently in FIG. Figure 8B .
  • the screen 25 has lines li and columns cj which intersect and whose intersections form image points Pi, j.
  • the control device comprises a row scanning generator 22 and a control voltage generator of the columns 23.
  • the control voltage generator of the columns 23 is connected to a digital data source 20 capable of supplying binary words representing the codes 2 q gray levels to be displayed, a screen controller 21 and a generator of 2 n + 1 (or N + 1) discrete voltages 24. These binary words are coded on q bits according to the response curve of the human eye.
  • the screen controller 21 is also connected to the scanning device of the lines 22 (not visible on the Figure 8B ).
  • the screen controller 21 receives synchronization signals from the data source 20, it manages and supplies signals suitable for driving the line scan generator 22 and the pilot voltage generator of the columns 23.
  • the binary words provided by the data source 20 have q bits, they decompose in two subwords one of which is formed of n high-order bits and the other of low-order bits.
  • the sub word formed of the n bits serves to determine the pair of voltages to be used according to the gray level to be displayed.
  • the sub word consisting of qn low-weight bits reflects a moment of switching from one torque voltage to the other.
  • the control voltage generator of the columns 23 has as much output as columns.
  • Each output Cout of the control voltage generator of the columns 23 is controlled by a control circuit 16 comprising N + 1 analog switches CA whose outputs are all connected to the column of the considered channel, the validation inputs of these switches being driven by a combinatorial logic stage 15 receiving, on the one hand, the subword formed of the n most significant bits representing the gray level to be displayed and, on the other hand, by a signal coming from a counter 13 initialized at each time of line Tls and providing the index of the addressing sequence within the line selection time Tls.
  • This counter 13 itself receives a series of 2 qn pulses per line time Tls, this series of non-linearly distributed pulses being chosen from 2 n series according to the n high-order bits of the gray level to be displayed.
  • the series of pulses are provided, for example, for example by a conversion table type circuit (known under the name of look-up table or LUT) associated with a counter reset at each start of line selection time Tls.
  • the times ⁇ t between the beginning of the line selection time and each of the pulses provided are consistent with those expressed by formulas (1), (2), (3).
  • the combinational logic stage 15 makes it possible to select a pair of voltages from the n most significant bits and then to switch from the voltage Vci to Vci + 1 when the counter 13 reaches the value corresponding to the qn least significant bits of the binary word. corresponding to the gray level to display.
  • the screen controller 21 supplies the pulse generator 11 with the control signals LC (timing chart 7B) and CC (timing chart 7C) of the figure 7 .
  • the digital data source 20 provides the q-bit encoded data words according to the response source of the human eye and the necessary synchronization signals.
  • the data are conventionally received by a device 10 including for each column a shift register associated with memory latches for the different channels to be controlled.
  • each output Cout of the control voltage generator of the columns 23 must be able to switch between two voltages supplied by the generator of N + 1 discrete voltages 24.
  • the pulse generator 11 produces on its 2 n outputs series of non-linearly distributed pulses corresponding to the instants t0 to t2 qn (timing diagram 7F) for respectively each pair of voltages (Vci, Vci + 1). It is connected at the output to the multiplexer 12 also receiving in address the n most significant bits of the binary word of q bits representing the gray level to display delivered by the data source 20.
  • the multiplexer 12 makes it possible to switch to the counter 13 the series of pulses corresponding to the pair of voltages determined by the n most significant bits.
  • the output of the multiplexer 12 serves as a clock at the counter 13 which is reset at the beginning of the line selection time by the screen controller 21.
  • the counter 13 of qn bits is connected at the output to a comparator 14 which provides a comparing the word of qn bits supplied by the counter 13 and the qn least significant bits of the binary word provided by the data source 20.
  • the output of the comparator 14 changes state when the value counted by the counter 13 becomes equal or greater than the value from the data source 20.
  • the output of the comparator 14 is sent to the combinatorial logic stage 15 which also receives the n most significant bits, to control the passage of the voltage Vci (selected by the bits of high weight) at the voltage Vc + 1.
  • This passage is provided by the control circuit 16 comprising the analog switches CA whose outputs form an output Cout of the control voltage generator of the columns 23, this output being to be connected to a column of the display screen 25, a single CA switches being closed at a time.
  • An advantage of the method of the invention compared to conventional methods with temporal modulation of the voltage is that the columns receive less information to manage for the same image quality but also that the use of time is optimized. For example, in a system with two voltage levels (classical PWM), to transcribe an image digital video in HDTV 1080p quality, it takes at least 12 bits for a line time of about 15 ⁇ s. A linear division gives a time sample interval of 12 15/2 # 3,7ns. Switching to 8 bits increases this time by a factor of 16.
  • VLS voltage
  • VLNS minimum voltage
  • Tls 15 ⁇ s, ⁇ is about 150ns.
  • the method according to the invention makes it possible to increase the time between switching while decreasing the capacitive consumption by minimizing the transitions of voltages applied to the columns during the passage of a line addressed to the next.
  • a voltage pair switching at times distributed on well-defined non-linear scales is provided.
  • the low-order bits of the gray level will drive the time response for the selected level while the high-order bits will be used for the choice of voltage pairs.
  • the values of the voltages will be preset so as to obtain a uniform luminance response from one voltage to the next in the following. Since the voltage response of an electron source is close to the inverse of the gamma correction transfer function, the voltage staging can be established with successive differences relatively close to one another.
  • the method of the invention is not limited to display screens displaying video type images, it can be applied to the control of a display screen not displaying video signals such as personal computer screens. .
  • the codes corresponding to the gamma correction can be extracted from a LUT conversion table in order to display all the shades of gray distinctly by reducing the number of samples (and therefore with longer sample durations).

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Picture Signal Circuits (AREA)
  • Measurement Of Velocity Or Position Using Acoustic Or Ultrasonic Waves (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)
  • Investigating Or Analyzing Materials By The Use Of Ultrasonic Waves (AREA)

Claims (10)

  1. Verfahren zum Steuern eines Anzeige-Bildschirms vom Matrixtyp mit Zeilen (li) und Spalten (cj), deren Schnittpunkte einen Bildpunkt (Pi, j) bilden, wobei jeweils an eine Zeile während einer Zeilenwählzeit (Tls) eine Zeilenwählspannung (VLS) und gleichzeitig an eine Spalte eine Spannung entsprechend einem an dem zugeordneten Bildpunkt anzuzeigenden Grauwert bzw. Graupegel (G) angelegt werden, dadurch gekennzeichnet, dass der genannte Grauwert bzw. -pegel aus 2q Niveaus ausgewählt und gemäß einem der Helligkeitswahrnehmung durch das menschliche Auge konformen nicht-linearen Gesetz digital kodiert wird und die verschiedenen an die Spalten anzulegenden Spannungen (Vci, Vci+1) in einer strikt ansteigenden Folge von 2n+1 Spannungen gewählt werden mit n einer ganzen Zahl | 1, wobei diese Spannungen in N = 2n aufeinanderfolgenden Paaren von Spannungen verteilt sind und jedes Paar jeweils die Anzeige-Wiedergabe eines Bereichs von Grauwerten bzw. -pegeln gestattet, und dass die Zeilen-Wählzeit (Tls) in eine oder mehrere Gruppe(n) von 2(q-n) Zeitintervallen mit q-n ganzzahlig > 1 unterteilt ist, dass jeweils jede Gruppe die gleiche Dauer besitzt, wobei die Verteilung dieser 2(q-n) Zeitintervalle in einer Gruppe, für ein Spannungspaar, gemäß einem nicht-linearen Gesetz erfolgt, welches eine Übergangsfunktion nahe dem Inversen derjenigen aufweist, die zuvor zur Kodierung der Grauwerte bzw. -pegel für den entsprechenden Grauwert- bzw.
    - pegelbereich gedient hat, und dass die an eine Spalte angelegte Spannung, für ein Paar von Spannungen und eine Gruppe von Zeitintervallen entweder den einen der Werte des Spannungspaars während der gesamten Dauer der Gruppe annimmt, oder wenigstens einmal im Verlauf der Dauer der Gruppe, am Ende eines Zeitintervalls von einem zum anderen Wert des Paars von Spannungen kommutiert wird.
  2. Verfahren nach Anspruch 1, dadurch gekennzeichnet, dass das Gesetz der Kodierung eines Grauwerts bzw. -Pegels so ist, dass: G = 2 q - 1 x 4 , 5 x P G
    Figure imgb0018
    für PG ≤ 0,018 und G = 1 , 099 ⁢ xP G 0 , 45 - 0 , 099 ⁢ 2 q - 1
    Figure imgb0019
    für PG > 0,018, wobei PG eine dem Grauwert bzw. -pegel zugewiesene Gewichtung ist.
  3. Verfahren nach Anspruch 2, dadurch gekennzeichnet, dass für ein jeweils gegebenes Spannungspaar, einen gegebenen Bereich von Grauwerten bzw. -pegeln, eine Gruppe von Zeitintervallen und einen gegebenen anzuzeigenden bzw. wiederzugebenden Grauwert bzw. -pegel das jeweils zu der stärksten Luminanz führende Spannungspaar während eines Zeitintervalls angelegt wird, das gegeben ist durch:
    Δt = τ (PG - PGinf) / (PGsup - PGinf), wobei τ die Dauer einer Gruppe von 2q-n Zeitintervallen, PG die Gewichtung des anzuzeigenden bzw. wiederzugebenden Grauwerts bzw. -pegels, und PGsup und PGinf die Gewichtungen der Grauwerte bzw. -pegel bedeuten, welche den oberen bzw. unteren Begrenzungen des dem Spannungspaar zugeordneten Bereichs von Grauwerten bzw. -pegeln entsprechen.
  4. Verfahren nach einem der Ansprüche 1 bis 3, dadurch gekennzeichnet, dass bei Unterteilung der Zeilenwählzeit in zwei Gruppen von Zeitintervallen die Teitintervalle in den beiden Gruppen symmetrisch bezüglich der Mitte der Zeilenwählzeit verteilt sind.
  5. Verfahren nach einem der Ansprüche 1 bis 4, dadurch gekennzeichnet, dass während der Zeilenwählzeit die Zeilenwählspannung von einem Spannungsübergang bzw. -wechsel ausgenommen ist.
  6. Verfahren nach einem der Ansprüche 1 bis 5, dadurch gekennzeichnet, dass der Anzeige-Bildschirm ein flachebener Schirm mit Elektronenquellen ist.
  7. Vorrichtung zur Steuerung eines Anzeige- bzw. WiedergabeBildschirms vom Matrixtyp, in Ausbildung zur Ausführung des Verfahrens der Ansprüche 1 bis 6, dadurch gekennzeichnet, dass die Vorrichtung aufweist:
    eine Quelle (20) digitaler Daten, in Ausbildung zur Lieferung von Binärworten, die auf q Bits nach einem zur Wahrnehmung der Helligkeit durch das menschliche Auge konformen, nicht-linearen Gesetz kodiert sind und die Codes der anzuzeigenden bzw. wiederzugebenden 2q Grauwerte bzw. Graupegel darstellen ,
    eine Bildschirm-Steuerung (21), welche Synchronisationssignale der Datenquelle (20) zugeführt erhält und geeignete Signale zur Steuerung eines Zeilenabtastgenerators (22) und eines Generators (23) von Spannungen zur Steuerung der Spalten verwaltet, der für jede Spalte die Codes der anzuzeigenden Grauwerte bzw. -pegel zugeführt erhält und auf der Grundlage eines Generators (24) zur Erzeugung diskreter Spannungen die Erzeugung der Spannungen der Spannungspaare und erforderlichenfalls die Kommutierung von der einen Spannung auf die jeweils andre Spannung in einem Paar gestattet, und weiter dadurch gekennzeichnet, dass
    die Binärworte in zwei Sub-Worte unterteilt werden, und zwar eines zu n Bits entsprechend den hochwertigen Bits, und das andere zu q-n Bits entsprechend den niedrigwertigen Bits, wobei der Generator (23) der Steuerspannungen für die Spalten für jede Spalte jeweils eine logische Kombinationsstufe (15) umfasst, welche eine Reihe (16) von Analog-Kommutatoren (CA) steuert zum Auswählen eines Paars von Spannungen, das von dem Generator (24) für die Erzeugung diskreter Spannungen geliefert wird, auf der Grundlage der n hochwertigen Bits eines Binärwortes und eines Signals von einem Zähler (13), der jeweils bei jeder Zeilenwählzeit initialisiert wird, um die Umschaltung von der jeweils einen der Spannungen des Spannungspaars in dessen andere Spannung zu bewirken, sobald der Zähler den Zählwert entsprechend den niedrigwertigen q-n Bits des Binärwortes erreicht.
  8. Steuervorrichtung nach Anspruch 7, dadurch gekennzeichnet, dass der Zähler (13) eine Reihe von nicht linear verteilten, dem Spannungspaar entsprechenden Impulsen von einem Impulsgenerator (11) zugeführt erhält, der mit der Bildschirmsteuerung über einen Multiplexer (12) verbunden ist und im übrigen als Adressen die n hochwertigen Bits des von der Datenquelle (20) gelieferten Binärwortes zugeführt erhält.
  9. Steuervorrichtung nach einem der Ansprüche 7 oder 8, dadurch gekennzeichnet, dass die logische Kombinationsstufe (15) die n hochwertigen Bits des von der Datenquelle (20) gelieferten Binärwortes über ein Speicherkippstufen zugeordnetes Schieberegister (10) zugeführt erhält.
  10. Steuervorrichtung nach einem der Ansprüche 7 bis 9, dadurch gekennzeichnet, dass die logische Kombinationsstufe (15) mit dem Zähler (13) über einen Komparator (14) verbunden ist, der einen Vergleich zwischen dem von dem Zähler (13) kommenden Signal und den q-n niedrigwertigen Bits des von der Datenquelle (20) gelieferten Binärwortes gewährleistet.
EP05113010A 2004-12-28 2005-12-27 Verfahren zur Steuerung einer Matrix-Anzeige Not-in-force EP1677277B1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0413978A FR2880173B1 (fr) 2004-12-28 2004-12-28 Procede de commande d'un ecran de visualisation matriciel

Publications (3)

Publication Number Publication Date
EP1677277A2 EP1677277A2 (de) 2006-07-05
EP1677277A3 EP1677277A3 (de) 2009-05-13
EP1677277B1 true EP1677277B1 (de) 2010-06-02

Family

ID=34952944

Family Applications (1)

Application Number Title Priority Date Filing Date
EP05113010A Not-in-force EP1677277B1 (de) 2004-12-28 2005-12-27 Verfahren zur Steuerung einer Matrix-Anzeige

Country Status (6)

Country Link
US (1) US7710363B2 (de)
EP (1) EP1677277B1 (de)
JP (1) JP2006189841A (de)
AT (1) ATE470212T1 (de)
DE (1) DE602005021603D1 (de)
FR (1) FR2880173B1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2899991B1 (fr) * 2006-04-14 2009-03-20 Commissariat Energie Atomique Procede de commande d'un dispositif de visualisation matriciel a source d'electrons
FR2907959B1 (fr) * 2006-10-30 2009-02-13 Commissariat Energie Atomique Procede de commande d'un dispositif de visualisation matriciel a source d'electrons a consommation capacitive reduite

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2633764B1 (fr) 1988-06-29 1991-02-15 Commissariat Energie Atomique Procede et dispositif de commande d'un ecran matriciel affichant des niveaux de gris
JP2639764B2 (ja) * 1991-10-08 1997-08-13 株式会社半導体エネルギー研究所 電気光学装置の表示方法
FR2708129B1 (fr) * 1993-07-22 1995-09-01 Commissariat Energie Atomique Procédé et dispositif de commande d'un écran fluorescent à micropointes.
CA2138363C (en) * 1993-12-22 1999-06-22 Yasuyuki Todokoro Electron beam generating apparatus, image display apparatus, and method of driving the apparatuses
FR2786597B1 (fr) 1998-11-27 2001-02-09 Pixtech Sa Adressage numerique d'un ecran plat de visualisation
JP3967510B2 (ja) * 1999-12-28 2007-08-29 富士フイルム株式会社 ディジタルカメラ
JP3854100B2 (ja) * 2000-06-22 2006-12-06 オリンパス株式会社 撮像装置
JP2002311885A (ja) * 2001-04-13 2002-10-25 Canon Inc 画像表示装置の駆動回路、画像表示装置、画像表示装置の駆動方法
FR2832537B1 (fr) * 2001-11-16 2003-12-19 Commissariat Energie Atomique Procede et dispositif de commande en tension d'une source d'electrons a structure matricielle, avec regulation de la charge emise
JP4040454B2 (ja) * 2002-12-27 2008-01-30 キヤノン株式会社 画像表示装置
WO2004059606A2 (en) * 2002-12-30 2004-07-15 Koninklijke Philips Electronics N.V. Line-at-a-time addressed display and drive method
JP2005136872A (ja) * 2003-10-31 2005-05-26 Toshiba Corp 表示装置と表示方法

Also Published As

Publication number Publication date
ATE470212T1 (de) 2010-06-15
FR2880173A1 (fr) 2006-06-30
EP1677277A3 (de) 2009-05-13
US20060139250A1 (en) 2006-06-29
JP2006189841A (ja) 2006-07-20
FR2880173B1 (fr) 2007-05-11
US7710363B2 (en) 2010-05-04
EP1677277A2 (de) 2006-07-05
DE602005021603D1 (de) 2010-07-15

Similar Documents

Publication Publication Date Title
EP0635819B1 (de) Verfahren und Einrichtung zur Steuerung einer Mikrospitzenanzeigevorrichtung
EP0597772B1 (de) Multiplexbetriebener Matrixbildschirm und Steuerverfahren dafür
FR2738654A1 (fr) Procede de pilotage pour un affichage plasma permettant un affichage d'echelle de gris ameliore et affichage plasma correspondant
FR2772502A1 (fr) Procede de compensation des differences de remanence des luminophores dans un ecran de visualisation d'images
FR2683365A1 (fr) Dispositif d'affichage a panneau plat a emission de champ et circuit de compensation d'irregulatites utilisable dans un tel dispositif d'affichage.
FR2740253A1 (fr) Procede et appareil d'excitation d'affichage
EP0641475B1 (de) Darstellungsverfahren von verschiedenen grauwerten und system zur durchführung dieses verfahrens.
FR2789793A1 (fr) Affichage d'image a emission de champ
EP1677277B1 (de) Verfahren zur Steuerung einer Matrix-Anzeige
EP1958182A1 (de) Videosystem mit einer flüssigkristallmatrixanzeige mit verbessertem adressierungsverfahren
FR2769743A1 (fr) Procede et dispositif de balayage d'un panneau a plasma
EP2084698B1 (de) Verfahren zur ansteuerung einer matrixanzeigeanordnung mit einer elektronenquelle mit verringertem kapazitiven verbrauch
EP0292376A1 (de) Elektrolumineszenzanzeigeeinrichtung mit Speichereffekt und mit Halbton
EP1958183B1 (de) Sequentielle farbbeleuchtungs-flüssigkristall-matrixanzeige
EP1771838B1 (de) Bildanzeigevorrichtung und steuerungsverfahren für die anzeigevorrichtung
FR2776414A1 (fr) Procede et dispositif pour adressage de panneaux a plasma
EP2008263B1 (de) Verfahren zum ansteuern einer matrixanzeigeanordnung mit einer elektronenquelle
EP1005012B1 (de) Digitale Addressierung einer flachen Anzeigetafel
EP1131810B1 (de) Adressierverfahren und plasmaanzeige basierend auf separaten gerade und ungerade numerierten linienadressen
FR2802010A1 (fr) Procede d'adressage de panneau d'affichage au plasma
EP0817232A1 (de) Verfahren zur Regenerierung von Mikrospitzen einer flachen Anzeigetafel
EP0793212B1 (de) Steuerverfahren für eine Bildanzeigetafel mit Halbtönen und Anzeigeeinrichtung zur Durchführung dieses Verfahrens
FR2760283A1 (fr) Procede et dispositif de reglage des coordonnees chromatiques d'un ecran plat de visualisation

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK YU

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: COMMISSARIAT A L'ENERGIE ATOMIQUE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK YU

17P Request for examination filed

Effective date: 20091026

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

AKX Designation fees paid

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: FRENCH

REF Corresponds to:

Ref document number: 602005021603

Country of ref document: DE

Date of ref document: 20100715

Kind code of ref document: P

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20100602

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100602

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100602

LTIE Lt: invalidation of european patent or patent extension

Effective date: 20100602

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100602

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100602

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100602

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100602

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100602

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100903

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100602

REG Reference to a national code

Ref country code: IE

Ref legal event code: FD4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100602

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100602

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100602

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100602

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100602

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100602

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101002

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101004

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20101221

Year of fee payment: 6

Ref country code: IT

Payment date: 20101222

Year of fee payment: 6

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100602

26N No opposition filed

Effective date: 20110303

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602005021603

Country of ref document: DE

Effective date: 20110302

BERE Be: lapsed

Owner name: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES

Effective date: 20101231

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20101231

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20101231

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20101231

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20101231

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20120105

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20111222

Year of fee payment: 7

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101203

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20101227

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100602

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100602

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20121227

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20130830

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100902

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130702

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20100913

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602005021603

Country of ref document: DE

Effective date: 20130702

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20121227

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130102

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20121227