EP1521380B1 - Gerät und Verfahren zum Reduzieren von Übersprechen zwischen Übertragungssignalen - Google Patents

Gerät und Verfahren zum Reduzieren von Übersprechen zwischen Übertragungssignalen Download PDF

Info

Publication number
EP1521380B1
EP1521380B1 EP03022147A EP03022147A EP1521380B1 EP 1521380 B1 EP1521380 B1 EP 1521380B1 EP 03022147 A EP03022147 A EP 03022147A EP 03022147 A EP03022147 A EP 03022147A EP 1521380 B1 EP1521380 B1 EP 1521380B1
Authority
EP
European Patent Office
Prior art keywords
signal
delayed
time period
transmission path
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP03022147A
Other languages
English (en)
French (fr)
Other versions
EP1521380A1 (de
Inventor
Maksim Kuzmenka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Priority to EP03022147A priority Critical patent/EP1521380B1/de
Priority to DE60319703T priority patent/DE60319703T2/de
Priority to US10/952,563 priority patent/US20050259826A1/en
Publication of EP1521380A1 publication Critical patent/EP1521380A1/de
Application granted granted Critical
Publication of EP1521380B1 publication Critical patent/EP1521380B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B3/00—Line transmission systems
    • H04B3/02—Details
    • H04B3/20—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other
    • H04B3/23—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other using a replica of transmitted signal in the time domain, e.g. echo cancellers
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference

Definitions

  • the present invention relates to an apparatus and a method for transmitting a first and a second signal on a first and a second transmission path, and in particular, to a cross-talk compensation for transmission paths on a printed circuit board.
  • Cross-talk between neighboring transmission lines is a significant problem for transferring information on the transmission lines from a transmitter to a receiver.
  • neighboring transmission lines are coupled by a parasitic capacitance and inductance.
  • simultaneous switching signals on neighboring transmission lines influence each other.
  • Simultaneously rising edges or falling edges on neighboring transmission lines result in a shorter propagation time of both signal edges.
  • a computer memory subsystem comprises a plurality of multi-line parallel busses. On an address bus and a data bus of a computer memory subsystem, all signals are driven simultaneously at the transmitter side. This increases the effect of cross-talk. Cross-talk is further increased as neighboring transmission lines often run in parallel due to a limited available space on a printed circuit board and due to routing constrains.
  • Fig. 3 shows a schematic view of a multi-line parallel bus which comprises three neighboring transmission lines.
  • a first 302, a second 304 and a third 306 signal are driven by a first 312, a second 314 and a third 316 driver on a first 322, a second 324 and a third 326 transmission line.
  • the signals 302, 304, 306 are received by a first 332, a second 334 and a third 336 receiver.
  • Cross-talk is increased by a parallel routing of neighboring transmission lines.
  • the transmission lines 322, 324, 326 are printed circuit board transmission lines which have a length of 101 mm, a width of 0.1 mm, a spacing between neighboring transmission lines of 0.1 mm, a thickness of 0.046 mm, a distance to a ground layer (not shown) of 0.087 mm, a dielectric permittivity of 4.5 and a characteristic trace impedance of approximately 60 ⁇ .
  • the drivers 312, 314, 316 each comprise a 40 ⁇ resistor, a high level of 1.5 V, a low level of 0 V and a rise and fall time of 250 ps.
  • the signals 302, 304, 306 each carry a 256 bit non-correlated pseudo-random bit sequence at a bit rate of 1.6 Gbit/s.
  • the receiver 332, 334, 336 each comprise a 60 ⁇ resistor connected to a middle level voltage of 1.5 V.
  • Fig. 4 shows an eye diagram 440 of the second signal 304 of Fig. 3 , taken at the place marked by an "A".
  • the eye diagram 440 shows a falling edge 450 and a rising edge 460 of the second signal which are not influenced by the neighboring signals shown in Fig. 3 . Further, the eye diagram 440 shows influenced rising edges 450a, 450b and influenced falling edges 460a, 460b of the second signal.
  • the uninfluenced edges 450, 460 relate to a state, in which neighboring signal lines are not switching or are both switching in an opposite direction.
  • the influenced edges 450a, 460a arrive earlier than the uninfluenced edges 450, 460. This happens as the neighboring signals switch in the same direction as the second signal.
  • the influenced edges 450b, 460b arrive later than the uninfluenced edges 450, 460. This happens if the neighboring signals switch in an opposite direction than the second signal.
  • An opening 470 of the eye defines a time between two switching events, in which the state of the second signal is defined and a valid value can be sampled by a receiver. As can be seen, the opening 470 of the eye is reduced due to the influenced edges 450a, b, 460a, b. In this embodiment, the opening of the eye has a duration of 500 ps.
  • the opening 470 of the eye becomes too small for securely sampling the second signal.
  • cross-talk on the transmission lines has to be reduced.
  • cross-talk is reduced by increasing a spacing between neighboring transmission lines or by including additional grounded guard traces. Due to space limitations and routing constrains, these methods are often not feasible.
  • US-A1-2002,199049 describes a layout with signals of different busses being arranged such that adjacent signal lines are of different busses.
  • Drivers drive signals of a first bus and a second bus. When signals of the first bus change, signals of the second bus are at a definite state.
  • US-A1-2003,038664 describes a semiconductor integrated circuit having a first circuit, which outputs clock signals. Each clock signal is delayed by a delay time from reference signal.
  • a first wiring permute part is proposed in order to arranged the positions of edges of adjacent situated clock signals to have a sufficient time different, which makes it possible to eliminate the effect of cross-talk between neighbouring clock signals.
  • the present invention is based on the finding that cross-talk between two neighboring transmission paths can be compensated by delaying one of the two signals such that the two signals switch asynchronously.
  • the proposed method for cross-talk compensation can be advantageously used in a multi-line parallel bus. It does not require additional routing space and does not cause additional costs as a necessary delay-line can be implemented in an integrated circuit without additional effort. Alternatively, the proposed method allows to reduce a spacing between neighboring transmission paths without increasing the effect of cross-talk.
  • the apparatus for transmitting a first and a second signal comprises additional means for providing separate strobesignals which allow a receiver to latch the transmitted signals.
  • Fig. 1 shows a schematic view of an apparatus for transmitting a first and a second signal on a first and a second transmission path.
  • This embodiment comprises a first signal 102, a second signal 104 and a third signal 106.
  • the first and the third signal 102, 106 both represent a first signal according to the present invention which effect the second signal 104.
  • the second signal 104 is connected to a delay line 108 which delays the second signal 104 by a defined delay time period and provides a delayed signal 104'.
  • the first signals 102, 106 and the delayed signal 104' are driven by a first driver 112, a second driver 114 and a third driver 116 on a first transmission path 122, a second transmission path 124 and a third transmission path 126.
  • the transmission paths 122, 124, 126 are connected to a first receiver 132, a second receiver 134 and a third receiver 136 which sample the corresponding transmitted signals 102, 104', 106 and provide a first received signal 137, a second received signal 138 and a third received signal 139.
  • the first and the third received signals 137, 139 are connected to a second and a third delay line 140, 141.
  • the drivers 112, 114, 116 and the receivers 132, 134, 136 are drivers and receivers in an integrated circuit. Accordingly the delay lines 108, 138, 139 are realized in an integrated circuit, too.
  • the transmission paths 122, 124, 126 are transmission lines on a printed circuit board.
  • the signals 102, 104, 108, the drivers 112, 114, 116, the transmission paths 122, 124, 126 and the receivers 132, 134, 136 are characterized according to corresponding signals, drivers, transmission paths and receivers of the prior art embodiment as described in Fig. 3 .
  • the second signal 104 is delayed by the delay line 108 by a delay period such that the edges of the neighboring signals 102, 106 do not coincide with an edge of the delayed signal 104'.
  • the delay period depends on a relationship between the switching times of the first signals 102, 106 and the second signal 104. If the relationship is not known or is changing, a clock signal (not shown) is used for synchronizing the first signals 102, 106 and the second signal 104.
  • the receivers 132, 136 of the first signals are connected to the delay lines 140, 141 which delay the received first signals 137, 139 by the same delay time period as the delayed signal 104' is delayed by the delay line 108 at the transmitter side.
  • FIG. 2 An eye diagram 240 of the delayed signal 104' shown in Fig. 1 at the place marked by an "A" is shown in Fig. 2 .
  • the eye diagram 240 shows a falling edge 250 and a rising edge 260 of the delayed signal.
  • the embodiment as described in Fig. 1 prevents an influence of the neighboring transmission lines on the edges 250, 260 of the delayed signal. Therefore, the opening 270 of the eye has a maximum width.
  • the opening 270 of the eye has a duration of 612 ps which is longer than the opening of the influenced eye diagram shown in Fig. 4 .
  • the first and second signals switch periodically with a bit-time period and the delay line period is such that the second signal is delayed by half a bit time. Therefore, edges of the first signals do not effect the delayed signal while it is switching but while it is in a stable high or low state 280.
  • a voltage margin in the stable state 280 is such that a ring-back due to the cross-talk effect does not effect a signal integrity.
  • the second signal is not delayed by a half bit-time period but by a shorter delay time period which equals a transient time period of the first signal.
  • a shorter delay time period which equals a transient time period of the first signal.
  • the apparatus for transmitting a first and a second signal comprises strobesignals.
  • a first strobe-signal is driven correspondingly to the first signal and a second strobe-signal is driven correspondingly to the second signal.
  • the strobe-signal indicate a switching of the first signal and the delayed signal.
  • every second transmission path signal is delayed.
  • the multi-line parallel bus can be part of a memory sub system or be part of any other design which comprises at least to parallel transmission paths.
  • the transmission paths are not limited to lines on a printed circuit board but can be any transmission paths on which transmitted signals effect each other on neighboring transmission paths.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)

Claims (8)

  1. Vorrichtung zum Senden eines ersten Signals (102) auf einem ersten Sendeweg (122) und eines zweiten Signals (104) auf einem zweiten Sendeweg (124), wobei die Sendewege derart angeordnet sind, dass ein Übersprechen zwischen den Sendewegen stattfindet, wenn das erste und das zweite Signal auf dem ersten und zweiten Sendeweg gesendet werden, wobei die Vorrichtung folgende Merkmale aufweist:
    eine erste Einrichtung (112) zum Ansteuern des ersten Signals auf dem ersten Sendeweg;
    eine Einrichtung (108) zum Verzögern des zweiten Signals um eine Verzögerungszeitperiode und zum Bereitstellen eines verzögerten Signals (104');
    eine zweite Einrichtung (114) zum Ansteuern des verzögerten Signals auf dem zweiten Sendeweg;
    wobei die Verzögerungszeitperiode derart ist, dass ansteigende und abfallende Flanken des ersten Signals nicht mit ansteigenden (260) und abfallenden (250) Flanken des verzögerten Signals zusammenfallen; und
    eine erste und eine zweite Einrichtung (132, 134) zum Empfangen des gesendeten ersten und des verzögerten Signals und zum Bereitstellen eines empfangenen ersten Signals (137; 139) und eines empfangenen zweiten Signals (138); und
    eine Einrichtung zum Verzögern des empfangenen ersten Signals um die Verzögerungszeitperiode.
  2. Vorrichtung gemäß Anspruch 1, die ferner ein Taktsignal zum Synchronisieren des ersten Signals und des zweiten Signals aufweist.
  3. Vorrichtung gemäß einem der Ansprüche 1 bis 2, bei der das erste und das zweite Signal (102, 104) mit einer Bitzeitperiode periodisch angesteuert werden, und bei der die Verzögerungszeitperiode derart ist, dass das verzögerte Signal (104') zwischen einem Drittel oder zwei Dritteln der Bitzeitperiode angesteuert wird, nachdem das erste Signal angesteuert wird.
  4. Vorrichtung gemäß einem der Ansprüche 1 bis 3, bei der die Verzögerungszeitperiode derart ist, dass das verzögerte Signal nach einem Transientenübergangseffekt des ersten Signals angesteuert wird.
  5. Vorrichtung gemäß einem der Ansprüche 1 bis 4, die ferner eine erste und eine zweite Einrichtung zum Ansteuern eines ersten und eines zweiten Strobesignals aufweist, wobei das erste Strobesignal dem ersten Signal entspricht und wobei das zweite Strobesignal dem verzögerten Signal entspricht.
  6. Vorrichtung gemäß einem der Ansprüche 1 bis 5, bei der die Einrichtung zum Verzögern eine Verzögerungsleitung ist.
  7. Vorrichtung gemäß einem der Ansprüche 1 bis 6, bei der der erste und zweite Sendeweg Gedruckte-Schaltungsplatine-Sendeleitungen sind.
  8. Verfahren zum Senden eines ersten Signals auf einem ersten Sendeweg und eines zweiten Signals auf einem zweiten Sendeweg, wobei die Sendewege derart angeordnet sind, dass ein Übersprechen zwischen den Sendewegen stattfindet, wenn das erste und zweite Signal auf dem ersten und zweiten Sendeweg gesendet werden, wobei das Verfahren folgende Schritte aufweist:
    Ansteuern des ersten Signals auf dem ersten Sendeweg;
    Verzögern des zweiten Signals um eine Verzögerungszeitperiode und Bereitstellen eines verzögerten Signals;
    Ansteuern des verzögerten Signals auf dem zweiten Sendeweg;
    wobei die Verzögerungszeitperiode derart ist, dass ansteigende und abfallende Flanken des ersten Signals nicht mit ansteigenden und abfallenden Flanken des verzögerten Signals zusammenfallen; und
    Empfangen des gesendeten ersten und des verzögerten Signals und Bereitstellen eines empfangenen ersten Signals (137; 139) und eines empfangenen zweiten Signals (138); und
    Verzögern des empfangenen ersten Signals um die Verzögerungszeitperiode.
EP03022147A 2003-09-30 2003-09-30 Gerät und Verfahren zum Reduzieren von Übersprechen zwischen Übertragungssignalen Expired - Lifetime EP1521380B1 (de)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP03022147A EP1521380B1 (de) 2003-09-30 2003-09-30 Gerät und Verfahren zum Reduzieren von Übersprechen zwischen Übertragungssignalen
DE60319703T DE60319703T2 (de) 2003-09-30 2003-09-30 Gerät und Verfahren zum Reduzieren von Übersprechen zwischen Übertragungssignalen
US10/952,563 US20050259826A1 (en) 2003-09-30 2004-09-28 Apparatus and method for transmitting signals

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP03022147A EP1521380B1 (de) 2003-09-30 2003-09-30 Gerät und Verfahren zum Reduzieren von Übersprechen zwischen Übertragungssignalen

Publications (2)

Publication Number Publication Date
EP1521380A1 EP1521380A1 (de) 2005-04-06
EP1521380B1 true EP1521380B1 (de) 2008-03-12

Family

ID=34306807

Family Applications (1)

Application Number Title Priority Date Filing Date
EP03022147A Expired - Lifetime EP1521380B1 (de) 2003-09-30 2003-09-30 Gerät und Verfahren zum Reduzieren von Übersprechen zwischen Übertragungssignalen

Country Status (3)

Country Link
US (1) US20050259826A1 (de)
EP (1) EP1521380B1 (de)
DE (1) DE60319703T2 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9369308B2 (en) 2013-11-07 2016-06-14 International Business Machines Corporation Signal transmission reducing coupling caused delay variation
CN116491852B (zh) * 2023-05-12 2026-04-07 深圳拓邦股份有限公司 一种通信抗干扰方法及手持式吸尘器

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3645751B2 (ja) * 1999-08-23 2005-05-11 日本電気エンジニアリング株式会社 伝送システム
FR2818838A1 (fr) * 2000-12-21 2002-06-28 Cit Alcatel Generateur de retard de groupe differentiel ajustable et compensateur de dispersion de polarisation l'incorporant
JP2003007823A (ja) * 2001-06-20 2003-01-10 Mitsubishi Electric Corp 信号バス配置
JP3838890B2 (ja) * 2001-08-21 2006-10-25 Ｎｅｃエレクトロニクス株式会社 半導体集積回路とその設計方法
US20030081709A1 (en) * 2001-10-30 2003-05-01 Sun Microsystems, Inc. Single-ended IO with dynamic synchronous deskewing architecture
TWI256542B (en) * 2002-03-22 2006-06-11 Via Tech Inc Data latch time control method and device

Also Published As

Publication number Publication date
US20050259826A1 (en) 2005-11-24
DE60319703D1 (de) 2008-04-24
EP1521380A1 (de) 2005-04-06
DE60319703T2 (de) 2009-03-19

Similar Documents

Publication Publication Date Title
US8050332B2 (en) System and method for selectively performing single-ended and differential signaling
CA2017394C (en) Data alignment method and apparatus
US4475191A (en) Distributed time division multiplexing bus
US7609778B2 (en) Methods, apparatus, and systems for reducing interference on nearby conductors
EP0687399B1 (de) Differentielles Verzögerungselement in BiCMOS Technologie mit konstanter Impulsbreite
US6657460B2 (en) Spatially filtered data bus drivers and receivers and method of operating same
US6625206B1 (en) Simultaneous bidirectional data transmission system and method
US6249142B1 (en) Dynamically terminated bus
US6414540B2 (en) Input filter stage for a data stream, and method for filtering a data stream
EP1521380B1 (de) Gerät und Verfahren zum Reduzieren von Übersprechen zwischen Übertragungssignalen
US6681338B1 (en) Method and system for reducing signal skew by switching between multiple signal routing layers
KR100468733B1 (ko) 스큐드 버스 구동 방법 및 회로
US7116126B2 (en) Intelligent delay insertion based on transition
US6646982B1 (en) Redundant source synchronous busses
US4918331A (en) Logic circuits with data resynchronization
KR100533561B1 (ko) 반도체 메모리 장치
KR100548565B1 (ko) 어드레스 신호 및 컨트롤 신호용 리피터를 갖춘 메모리 장치
US6711640B1 (en) Split delay transmission line
JP5168799B2 (ja) インタフェース回路
US20040174807A1 (en) Method for co-layout of different buses in an electric board
US6897497B2 (en) Methods, apparatus, and systems for reducing interference on nearby conductors
US6356100B1 (en) Ground bounce reduction technique using phased outputs and package de-skewing for synchronous buses
JP2001060977A (ja) 伝送システム
US20050062554A1 (en) Termination stub system and method
KR100281141B1 (ko) 입/출력인터페이스장치

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK

17P Request for examination filed

Effective date: 20050317

AKX Designation fees paid

Designated state(s): DE GB IE

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAC Information related to communication of intention to grant a patent modified

Free format text: ORIGINAL CODE: EPIDOSCIGR1

RIC1 Information provided on ipc code assigned before grant

Ipc: H04B 3/32 20060101AFI20071001BHEP

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE GB IE

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 60319703

Country of ref document: DE

Date of ref document: 20080424

Kind code of ref document: P

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20081215

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20080930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090401

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20080930