EP1507277A1 - Ecran a plasma - Google Patents

Ecran a plasma Download PDF

Info

Publication number
EP1507277A1
EP1507277A1 EP04722687A EP04722687A EP1507277A1 EP 1507277 A1 EP1507277 A1 EP 1507277A1 EP 04722687 A EP04722687 A EP 04722687A EP 04722687 A EP04722687 A EP 04722687A EP 1507277 A1 EP1507277 A1 EP 1507277A1
Authority
EP
European Patent Office
Prior art keywords
electrodes
discharge
scan
electrode
priming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP04722687A
Other languages
German (de)
English (en)
Other versions
EP1507277A4 (fr
Inventor
Hiroyuki TACHIBANA
Naoki KOSUGI
Toshikazu WAKABAYASHI
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Publication of EP1507277A1 publication Critical patent/EP1507277A1/fr
Publication of EP1507277A4 publication Critical patent/EP1507277A4/fr
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J11/00—Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
    • H01J11/20—Constructional details
    • H01J11/22—Electrodes, e.g. special shape, material or configuration
    • H01J11/28—Auxiliary electrodes, e.g. priming electrodes or trigger electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J11/00—Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
    • H01J11/10—AC-PDPs with at least one main electrode being out of contact with the plasma
    • H01J11/12—AC-PDPs with at least one main electrode being out of contact with the plasma with main electrodes provided on both sides of the discharge space

Definitions

  • the present invention relates to a alternating current (AC) type plasma display panel.
  • a plasma display panel (hereinafter referred to as a PDP or simply a panel) is a display device with an excellent visibility, large screen, and low-profile, lightweight body.
  • the difference in discharging divides PDPs into two types of the alternating current (AC) type and the direct current (DC) type.
  • the PDPs fall into the 3-electrode surface discharge type and the opposing discharge type.
  • the dominating PDP is the AC type 3-electrode surface discharge PDP by virtue of its easy fabrication and suitability for high resolution.
  • the AC type 3-electrode surface discharge PDP contains a front substrate and a back substrate oppositely disposed with each other, and a plurality of discharge cells therebetween.
  • scan electrodes and sustain electrodes as display electrodes are arranged in parallel with each other, and over which, a dielectric layer and a protecting layer are formed to cover the display electrodes.
  • data electrodes are disposed in a parallel arrangement, and over which, a dielectric layer is formed to cover the electrodes.
  • a plurality of barrier ribs is formed in parallel with the rows of the data electrodes.
  • phosphor layer is formed between the barrier ribs and on the surface of the dielectric layer.
  • the front substrate and the back substrate are sealed with each other so that the display electrodes are orthogonal to the data electrodes in the narrow space, i.e., the discharge space, between the two substrates.
  • the discharge space is filled with a discharge gas.
  • gas discharge occurred in each discharge cell generates ultraviolet light, by which phosphors responsible for red (R), green (G), and blue (B) are excited to generate visible light of respective colors.
  • a TV field is divided into a plurality of sub-fields ⁇ known as a sub-field method.
  • a sub-field method gray-scale display on the screen is done by combination of the sub-fields to be lit.
  • Each sub-field has a reset period, an address period, and a sustain period.
  • a reset discharge occurs in all of the discharge cells.
  • the reset discharge erases the previous log of the wall charges for each discharge cell, and then generates the wall charge required for the following addressing operation.
  • the reset discharge also generates charged particles in the discharge space, that is, causes a priming effect. The charged particles trigger a stable address discharge.
  • a scanning pulse is sequentially applied to the scan electrodes, on the other hand, an address pulse that corresponds to the signal carrying image to be shown is applied to the data electrodes.
  • the application of the each pulse selectively generates address discharge between the scan electrodes and the data electrodes, thereby selective forming the wall charges.
  • the required number of sustain pulses is applied between the scan electrodes and the sustain electrodes to turn on the cells of which the wall charges have been formed in the previous address discharge.
  • the selective address discharge with a high reliability is indispensable to display image with high quality on the screen.
  • a high voltage cannot be used for the address pulse due to constraints of a circuit structure.
  • the phosphor layer formed on the data electrodes is an obstacle to the smooth discharge. These inconveniencies are likely to cause delay in discharge in the address discharge. It is therefore put great importance on generating the priming particles for a reliable address discharge.
  • the priming effect brought by the discharge is quickly impaired with the passage of time.
  • inconveniencies have occurred in the address discharge. Because that the address discharge occurs after a long interval from the reset discharge, the charged particles generated in the reset discharge reduce the number required to desired priming, thereby encouraging the delayed discharge.
  • the delay in discharge invites an unstable addressing operation, resulting in a poor quality of image display.
  • an extended time for the addressing operation which was intended to provide the addressing operation with stability, has consumed too much time for the address period.
  • Japanese Patent Non-Publication No. 2002-297091 suggests a panel and a driving method the same. According to the suggestion, disposing additional electrodes for performing auxiliary discharge generates priming particles, and by which, the delay in discharge is minimized.
  • the present invention deals with the problems above. It is therefore the object of the invention to provide a plasma display panel capable of performing a speedy but stable addressing operation..
  • auxiliary scan electrodes are disposed parallel with the scan electrodes on the first substrate, and priming electrodes are disposed on the second substrate so as to be parallel with the scan electrodes, so that a discharge is performed between the auxiliary scan electrodes and the priming electrodes.
  • Fig. 1 is a section view illustrating a panel of a first exemplary embodiment of the present invention.
  • Fig. 2 is a perspective view schematically showing the structure of the back substrate-side of the panel.
  • front substrate 1 as the first substrate and back substrate 2 as the second substrate, both of which are made of glass, are oppositely disposed via the discharge space.
  • the discharge space is filled with mixed gas of neon and xenon that emits ultraviolet light by the discharge.
  • a plurality of scan electrodes 6, sustain electrodes 7, and auxiliary scan electrodes 20 is formed in parallel arrangement.
  • Scan electrode 6 is formed of transparent electrode 6a and metallic bus line 6b mounted on electrode 6a; similarly, sustain electrode 7 is formed of transparent electrode 7a and metallic bus line 7b mounted on electrode 7a.
  • light-absorbing layer 8 made of a black-colored material is disposed, and on which, metallic bus line-made auxiliary scan electrode 20 is formed.
  • the array of scan electrodes 6, sustain electrodes 7, and auxiliary scan electrodes 20 is covered with dielectric layer 4 and protecting layer 5.
  • a plurality of data electrodes 9 is formed in parallel, and on which, dielectric layer 15 is disposed so as to cover data electrodes 9. Further, barrier rib 10 is disposed on dielectric layer 15 to divide discharge cells 11. Barrier rib 10 contains, as shown in Fig. 2, vertical walls 10a and horizontal walls 10b. Vertical walls 10a are disposed parallel with data electrodes 9, and horizontal walls 10b form discharge cells 11 and gaps 13 between discharge cells 11. In each gap 13, priming electrode 14 is disposed so as to be orthogonal to data electrode 9 to form priming space 13a therebetween. Phosphor layer 12 is disposed on a portion of the surface of dielectric layer 15 and on the surface of barrier rib 10 that constitute the sides of each discharge cell 11 divided by barrier rib 10. Gaps 13 have no phosphor layer 12 therein.
  • auxiliary scan electrodes 20 disposed on front substrate 1 are parallel with priming electrodes 20 disposed on back substrate 2 via priming spaces 13a. That is, in the panel having the structure of Figs. 1 and 2, priming discharge takes place between auxiliary scan electrodes 20 on front substrate 1 and priming electrodes 20 on back substrate 2.
  • Figs. 1 and 2 show dielectric layer 16 that covers priming electrodes 14, the structure does not necessarily require dielectric layer 16.
  • Fig. 3 shows the arrangement of the electrodes of the panel of the embodiment.
  • m data electrodes D 1 ⁇ D m (corresponding to data electrodes 9 of Fig. 1) are arranged.
  • n auxiliary scan electrodes PF 1 ⁇ PF n (auxiliary scan electrodes 20 of Fig. 1)
  • n scan electrodes SC 1 ⁇ SC n (scan electrodes 6 of Fig. 1)
  • n sustain electrodes SU 1 - SU n sustain electrodes 7 of Fig. 1.
  • Auxiliary scan electrode PF 2 is connected to scan electrode SC 1
  • auxiliary scan electrode PF 3 is connected to scan electrode SC 2
  • auxiliary scan electrode PF n is connected to scan electrode SC n-1
  • n priming electrodes PR 1 - PR n are arranged opposite to auxiliary scan electrodes PF 1 - PF n .
  • Each of the discharge cells i.e., discharge cell C i,j (corresponding to discharge cell 11 of Fig. 1) has a pair of scan electrode SC i and sustain electrode SU i (where, i takes 1 to n), and one data electrode D j (j takes 1 to m).
  • n priming space PS i (corresponding to priming space 13a of Fig. 1) having auxiliary scan electrode PF i and priming electrode PR i are formed.
  • FIG. 4 shows the waveforms for driving the panel of the first exemplary embodiment.
  • a TV field is formed of a plurality of sub-fields each of which has a reset, address, and sustain period.
  • the sub-fields similarly work although each has the different number of sustain pulses in the sustain period. The description below will be given on the operations of an arbitrary sub-field.
  • data electrodes D 1 - D m , sustain electrodes SU 1 - SU n , and priming electrodes PR 1 - PR n are kept at 0V; meanwhile, a voltage having an inclined waveform is applied to scan electrodes SC 1 - SC n and auxiliary scan electrodes PF 1 - PF n .
  • the inclined waveform voltage has a mild increase from voltage Vi 1 , which is smaller than the discharge starting voltage for sustain electrodes SU 1 - SU n , to voltage Vi 2 greater than the discharge starting voltage.
  • a minor first-time reset discharge occurs between scan electrodes SC 1 - SC n and sustain electrodes SU 1 - SU n , data electrodes D 1 - D m , priming electrodes PR 1 - PR n .
  • negative wall voltage builds up on scan electrodes SC 1 - SC n
  • positive wall voltage builds up on data electrodes D 1 - D m , sustain electrodes SU 1 - SU n , and priming electrodes PR 1 - PR n .
  • the wall voltage on electrodes represents a voltage generated by the wall charges accumulated on the dielectric layer disposed over the electrodes.
  • sustain electrodes SU 1 - SU n are maintained at positive voltage Ve; meanwhile, a voltage having a negatively inclined waveform is applied to scan electrodes SC 1 - SC n and auxiliary scan electrode PF 2 .
  • the inclined waveform voltage has a mild decrease from voltage Vi 3 , which is smaller than the discharge starting voltage for sustain electrodes SU 1 - SU n , down to voltage Vi 4 that exceeds the level of the discharge starting voltage.
  • a minor second-time reset discharge occurs between scan electrodes SC 1 - SC n and sustain electrodes SU 1 -SU n , data electrodes D 1 - D m , priming electrodes PR 1 -PR n .
  • scan electrodes SC 1 - SC n and auxiliary scan electrodes PF 1 - PF n are maintained at voltage Vc, and priming electrodes PR 1 - PR n are maintained at voltage Vq, and then scan pulse voltage Va is applied to auxiliary scan electrode PF 1 located at the first row.
  • the application of the voltage causes a priming discharge between priming electrode PR 1 and auxiliary scan electrode PF 1 , so that the charged particles are spread around within discharge cell C 1,1 - C 1,m corresponding to first-row scan electrode SC 1 .
  • scan pulse voltage Va is applied to first-row scan electrode SC 1
  • positive address pulse voltage Vd is applied to data electrode D k (where, k takes an integer from 1 to m) corresponding to the image signal to be shown on the first row.
  • the application of voltage causes a discharge at the intersection of data electrode D k and scan electrode SC 1 , and the discharge triggers another discharge between sustain electrode SU 1 and scan electrode SC 1 corresponding to discharge cell C 1,k .
  • the positive wall voltage builds up on scan electrode SC 1 of discharge cell C 1,k
  • the negative wall voltage builds up on sustain electrode SU 1 of discharge cell C 1,k .
  • the discharge at first-row discharge cell C 1,k having first-row scan electrode SC 1 is performed under the condition with a sufficient amount of charged particles fed by the priming discharge, which was previously occurred between auxiliary scan electrode PF 1 and priming electrode PR 1 .
  • the proper priming provides the discharge of discharge cell C 1,k with minimized delay in discharge. Thereby, a speedy but stable discharge can be obtained.
  • scan pulse voltage Va is also applied to second-row auxiliary scan electrode PF 2 connected to first-row scan electrode SC 1 , whereby a priming discharge is caused between auxiliary scan electrode PF 2 and second-row priming electrode PR 2 .
  • the charged particles are spread around within discharge cell C 2,1 - C 2,m corresponding to second-row scan electrode SC 2 .
  • scan pulse voltage Va is applied to second-row scan electrode SC 2 to perform the discharge in the second row, and at the same time, a priming discharge is performed between third-row auxiliary scan electrode PF 3 and third-row priming electrode PR 3 .
  • the successively occurred address discharges are performed under the condition with a sufficient amount of charged particles fed by the previously occurred priming discharge. Thereby, a speedy but stable discharge can be obtained. In this way, the row-by-row addressing operation is performed, and when discharge cell C n,k on the last row is addressed, the address operation completes.
  • sustain pulse voltage Vs is added to each wall voltage on scan electrode SC i and sustain electrode SU i , and the voltage between scan electrode SC i and sustain electrode SU i of discharge cell C i,j exceeds the discharge starting voltage, so that the sustain discharge occurs.
  • discharge cell C i,j has a series of the sustain discharges corresponding to the number of the sustain pulses alternately applied to scan electrodes SC 1 - SC n and sustain electrodes SU 1 - SU n .
  • the address discharge has been highly dependent on the priming particles fed by the reset discharge.
  • the address discharge of the present invention is performed under the condition with a sufficient amount of charged particles fed by the priming discharge, which occurred just before addressing operations for each discharge cell.
  • the priming discharge realizes a speedy but stable address discharge with minimized delay in discharge, thereby providing images with high quality.
  • Fig. 5 is a section view illustrating a panel of a second exemplary embodiment of the present invention.
  • Fig. 6 shows the arrangement of the electrodes of the panel. Elements similar to those in the first embodiment have the same reference marks, and the descriptions of those elements are omitted.
  • the structure of the embodiment differs from that of the first embodiment in that two strips of scan electrodes 6 and two strips of two sustain electrodes 7 are alternately disposed on the panel. Accordingly, priming electrode 14 and auxiliary scan electrode 20 are disposed only in gap 13 that corresponds to the area between scan electrodes 6 to form priming space 13a.
  • n auxiliary scan electrodes 20 and n priming electrodes 14 are disposed in each gap 13, whereas in the panel of the second embodiment, half the n rows of auxiliary scan electrodes 20 and half the n rows of priming electrodes 14 are formed in every other gap 13.
  • a priming discharge occurs between auxiliary scan electrode 20 disposed on front substrate 1 and priming electrode 20 disposed on back substrate 2. That is, in the panel of the second embodiment, one-row priming space 13a is responsible for supplying priming particles to the discharge cell over two rows.
  • Fig. 7 shows the waveforms for driving the panel of the second embodiment.
  • the descriptions of the embodiment, like in the first embodiment, will be focused on the operations in any given sub-field.
  • the operation in the reset period is similar to that of the first embodiment, and the explanation will be omitted.
  • scan pulse voltage Va is applied to first-row auxiliary scan electrode PF 1 .
  • the application of voltage causes a priming discharge between auxiliary scan electrode PF 1 and priming electrode PR 1 .
  • the discharge generates priming particles not only in first-row discharge cells C 1,1 ⁇ C 1,m , which correspond to scan electrode SC 1 , but also in second-row discharge cells C 2,1 ⁇ C 2,m corresponding to scan electrode SC 2 .
  • scan pulse voltage Va is applied to first-row scan electrode SC 1 , and address pulse voltage Vd corresponding to an image signal is applied to data electrode D k , whereby first-row discharge cell C 1,k is addressed.
  • scan pulse voltage Va is applied to second-row scan electrode SC 2
  • address pulse voltage Vd corresponding to an image signal is applied to data electrode D k , whereby second-row discharge cell C 2,k is addressed.
  • scan pulse voltage Va is also applied to third-row auxiliary scan electrode PF 3 connected to second-row scan electrode SC 2 .
  • the application of voltage causes a priming discharge between third-row auxiliary scan electrode PF 3 and third-row priming electrode PF 3 .
  • the priming discharge generates priming particles not only in third-row discharge cells C 3,1 ⁇ C 3,m , which correspond to scan electrode SC 3 , but also in fourth-row discharge cells C 4,1 ⁇ C 4,m corresponding to scan electrode SC 4 .
  • the priming discharge generates priming particles not only in (q+1) th -row discharge cells C q+1,1 ⁇ C q+1,m , but also in (q+2) th -row discharge cells C q+2,1 ⁇ C q+2,m .
  • the addressing is thus performed row by row and, when n th -row discharged cells have been addressed, the address period completes.
  • the operation in the sustain period is similar to that of the first embodiment, and the explanation will be omitted.
  • the address discharge in the panel of the invention takes place under the condition that the priming discharge caused just before the addressing operations on the discharge cells supplies sufficient priming particles.
  • the desired priming contributes to a speedy but stable address discharge with minimized delay in discharge.
  • the electrodes adjacent to priming space 13a are priming electrode 14 and scan electrode 6 only.
  • Such a structure provides the priming discharge with stability without causing an undesired discharge with sustain electrode 7.
  • the dielectric layer covers the electrodes to isolate them from the discharge space. Therefore, a direct current component has no contribution to the discharge itself. It will be understood that a waveform in which a direct current component is added to the driving waveform described in the first and second embodiments can provide the same effect.
  • auxiliary scan electrode PF 1 corresponding to first-row discharge cells C 1,1 ⁇ C 1,m is disposed on the panel of the first and second embodiments, the panel does not necessarily require auxiliary scan electrode PF 1 . Because that the address operations on first-row discharge cells C 1,1 ⁇ C 1,m can be performed with the help of the priming particles generated in the reset period.
  • Fig. 8 is a circuit block diagram of the driving device of the panels of the first and the second embodiments.
  • Driving device 100 of the embodiments of the present invention contains image signal processing circuit 101, data electrode driving circuit 102, timing control circuit 103, scan electrode driving circuit 104, sustain electrode driving circuit 105, and priming electrode driving circuit 106.
  • Image signal processing circuit 101 sends a sub-field control signal according to an image signal and a synchronizing signal.
  • the sub-field control signal determines a sub-field to be turned ON or OFF.
  • the synchronizing signal is also fed into timing control circuit 103.
  • timing control circuit 103 sends a timing control signal to data electrode driving circuit 102, scan electrode driving circuit 104, sustain electrode driving circuit 105, and priming electrode driving circuit 106.
  • data electrode driving circuit 102 According to the sub-field control signal and the timing control signal, data electrode driving circuit 102 generates a driving waveform to be applied to data electrodes 9 (corresponding to data electrodes D 1 ⁇ D m in Fig. 3).
  • Scan electrode driving circuit 104 generates, according to the timing signal, a driving waveform to be applied to scan electrodes 6 (scan electrodes SC 1 ⁇ SC n of Fig. 3) and auxiliary scan electrodes 20 (auxiliary scan electrodes PF 1 ⁇ PF n-1 of Fig. 3); sustain electrode driving circuit 105 generates, according to the timing signal, a driving waveform to be applied to sustain electrodes 7 (sustain electrodes SU 1 - SU n of Fig.
  • priming electrode driving circuit 106 generates, according to the timing signal, a driving waveform to be applied to priming electrodes 14 (corresponding to priming electrodes PR 1 ⁇ PR n-1 of Fig. 3).
  • Power supply circuit (not shown) feeds electric power to data electrode-driving circuit 102, scan electrode-driving circuit 104, sustain electrode-driving circuit 105, and priming electrode-driving circuit 106.
  • the aforementioned circuit block constitutes the driving device employing the PDP of the present invention.
  • the PDP of the present invention thus provides a speedy but stable address operations.
  • the plasma display panel of the present invention in which the address operations can be performed at high-speed with stability, is effectively used for a plasma display device.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Gas-Filled Discharge Tubes (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
EP04722687A 2003-03-24 2004-03-23 Ecran a plasma Withdrawn EP1507277A4 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2003080304A JP4325237B2 (ja) 2003-03-24 2003-03-24 プラズマディスプレイパネル
JP2003080304 2003-03-24
PCT/JP2004/003941 WO2004086444A1 (fr) 2003-03-24 2004-03-23 Ecran a plasma

Publications (2)

Publication Number Publication Date
EP1507277A1 true EP1507277A1 (fr) 2005-02-16
EP1507277A4 EP1507277A4 (fr) 2008-08-27

Family

ID=33094870

Family Applications (1)

Application Number Title Priority Date Filing Date
EP04722687A Withdrawn EP1507277A4 (fr) 2003-03-24 2004-03-23 Ecran a plasma

Country Status (6)

Country Link
US (1) US7176852B2 (fr)
EP (1) EP1507277A4 (fr)
JP (1) JP4325237B2 (fr)
KR (1) KR100661686B1 (fr)
CN (1) CN100341101C (fr)
WO (1) WO2004086444A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1548790A1 (fr) * 2003-03-27 2005-06-29 Matsushita Electric Industrial Co., Ltd. Ecran d'affichage a plasma
US7852001B2 (en) 2006-05-30 2010-12-14 Lg Electronics Inc. Plasma display apparatus

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100766747B1 (ko) * 2006-03-23 2007-10-12 한국과학기술원 4전극 구조를 갖는 교류 플라즈마 디스플레이 패널의구동방법 및 이를 이용한 플라즈마 디스플레이 패널
JP2007286192A (ja) * 2006-04-13 2007-11-01 Fujitsu Hitachi Plasma Display Ltd プラズマディスプレイパネルの駆動方法
KR20110023084A (ko) * 2009-08-28 2011-03-08 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
CN101664480B (zh) * 2009-10-10 2011-04-13 吴理靖 一种治疗骨质增生症的中草药剂

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6313580B1 (en) * 1998-04-14 2001-11-06 Nec Corporation AC-discharge type plasma display panel and method for driving the same
US20020101181A1 (en) * 2000-12-22 2002-08-01 Lg Electronics Inc. Plasma display panel
JP2003058105A (ja) * 2001-08-14 2003-02-28 Sony Corp プラズマ表示装置の駆動方法
EP1460669A1 (fr) * 2002-11-05 2004-09-22 Matsushita Electric Industrial Co., Ltd. Ecran a plasma

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1585709A (en) * 1978-01-17 1981-03-11 Philips Electronic Associated Gas discharge display and panel therefor
FR2611295B1 (fr) * 1987-02-20 1989-04-07 Thomson Csf Panneau a plasma a quatre electrodes par point elementaire d'image et procede de commande d'un tel panneau a plasma
US6411035B1 (en) * 1999-05-12 2002-06-25 Robert G. Marcotte AC plasma display with apertured electrode patterns
KR100335103B1 (ko) 1999-08-09 2002-05-04 구자홍 플라즈마 디스플레이 패널의 구조와 구동방법
KR100330030B1 (ko) * 1999-12-28 2002-03-27 구자홍 플라즈마 디스플레이 패널 및 그 구동방법
JP2002297091A (ja) * 2000-08-28 2002-10-09 Matsushita Electric Ind Co Ltd プラズマディスプレイパネル、その駆動方法、及びプラズマディスプレイ装置
TW518539B (en) * 2000-08-28 2003-01-21 Matsushita Electric Ind Co Ltd Plasma display panel with superior luminous characteristics
JP2002169507A (ja) * 2000-11-30 2002-06-14 Fujitsu Ltd プラズマディスプレイパネル及びその駆動方法
JP3695746B2 (ja) * 2001-12-27 2005-09-14 パイオニア株式会社 プラズマディスプレイパネルの駆動方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6313580B1 (en) * 1998-04-14 2001-11-06 Nec Corporation AC-discharge type plasma display panel and method for driving the same
US20020101181A1 (en) * 2000-12-22 2002-08-01 Lg Electronics Inc. Plasma display panel
JP2003058105A (ja) * 2001-08-14 2003-02-28 Sony Corp プラズマ表示装置の駆動方法
EP1460669A1 (fr) * 2002-11-05 2004-09-22 Matsushita Electric Industrial Co., Ltd. Ecran a plasma

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO2004086444A1 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1548790A1 (fr) * 2003-03-27 2005-06-29 Matsushita Electric Industrial Co., Ltd. Ecran d'affichage a plasma
EP1548790A4 (fr) * 2003-03-27 2009-06-03 Panasonic Corp Ecran d'affichage a plasma
US7852001B2 (en) 2006-05-30 2010-12-14 Lg Electronics Inc. Plasma display apparatus

Also Published As

Publication number Publication date
CN100341101C (zh) 2007-10-03
JP4325237B2 (ja) 2009-09-02
KR20050005564A (ko) 2005-01-13
CN1698163A (zh) 2005-11-16
US20050219160A1 (en) 2005-10-06
EP1507277A4 (fr) 2008-08-27
WO2004086444A1 (fr) 2004-10-07
KR100661686B1 (ko) 2006-12-26
US7176852B2 (en) 2007-02-13
JP2004288514A (ja) 2004-10-14

Similar Documents

Publication Publication Date Title
KR100341313B1 (ko) 플라즈마 디스플레이 패널과 구동장치 및 방법
KR20020074371A (ko) 플라즈마 디스플레이 패널의 구동 방법 및 표시 장치
US7345655B2 (en) Plasma display panel drive method
KR100324262B1 (ko) 플라즈마 디스플레이 패널 및 그 구동방법
US20080266211A1 (en) Plasma Display Panel, Plasma Display Device, and Method for Driving Plasma Display Panel
US7342558B2 (en) Plasma display panel drive method
US7176852B2 (en) Plasma display panel
US20040246205A1 (en) Method for driving a plasma display panel
EP1600923A1 (fr) Methode d'excitation d'ecran plasma
US7298349B2 (en) Drive method for plasma display panel
WO2004086447A1 (fr) Ecran d'affichage a plasma
KR100285620B1 (ko) 플라즈마 디스플레이 패널 및 그의 어드레스 방법
US7330165B2 (en) Method of driving plasma display panel
US20040251847A1 (en) Plasma display panel apparatus and driving method thereof
KR100389020B1 (ko) 플라즈마 디스플레이 패널
WO2007079063A2 (fr) Methode de pilotage destinee a reduire considerablement la duree d'adressage dans un ecran a plasma
KR100351463B1 (ko) 고주파 플라즈마 디스플레이 패널의 구동방법
KR100293515B1 (ko) 고주파를이용한플라즈마디스플레이패널의구동방법
KR100647679B1 (ko) 플라즈마 디스플레이 패널 구동방법
KR100615252B1 (ko) 플라즈마 디스플레이 패널
KR100389021B1 (ko) 고주파 플라즈마 디스플레이 패널의 구동방법
KR100308047B1 (ko) 플라즈마 디스플레이의 격벽 형성방법
KR20000021115A (ko) 플라즈마 디스플레이 패널의 구동방법
JP4461733B2 (ja) プラズマディスプレイパネルの駆動方法
KR100581962B1 (ko) 중간 전극 라인들에 의해 어드레싱되는 플라즈마디스플레이 장치의 구동 방법

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20041108

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK

DAX Request for extension of the european patent (deleted)
RBV Designated contracting states (corrected)

Designated state(s): DE FR GB NL

A4 Supplementary search report drawn up and despatched

Effective date: 20080729

RIC1 Information provided on ipc code assigned before grant

Ipc: H01J 17/49 20060101ALI20080724BHEP

Ipc: H01J 11/00 20060101AFI20041013BHEP

17Q First examination report despatched

Effective date: 20080930

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: PANASONIC CORPORATION

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

RIN1 Information on inventor provided before grant (corrected)

Inventor name: WAKABAYASHI, TOSHIKAZU,

Inventor name: KOSUGI, NAOKI,

Inventor name: TACHIBANA, HIROYUKI,

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20110920