EP1383050A1 - Procédé et appareil de détection d'entrées doubles dans une table à consulter - Google Patents

Procédé et appareil de détection d'entrées doubles dans une table à consulter Download PDF

Info

Publication number
EP1383050A1
EP1383050A1 EP03019505A EP03019505A EP1383050A1 EP 1383050 A1 EP1383050 A1 EP 1383050A1 EP 03019505 A EP03019505 A EP 03019505A EP 03019505 A EP03019505 A EP 03019505A EP 1383050 A1 EP1383050 A1 EP 1383050A1
Authority
EP
European Patent Office
Prior art keywords
code
equal
logical sum
bits
column
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP03019505A
Other languages
German (de)
English (en)
Other versions
EP1383050B1 (fr
Inventor
Nirmal R. Saxena
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of EP1383050A1 publication Critical patent/EP1383050A1/fr
Application granted granted Critical
Publication of EP1383050B1 publication Critical patent/EP1383050B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G06F11/1016—Error in accessing a memory location, i.e. addressing error
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5002—Characteristic

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Detection And Correction Of Errors (AREA)
EP03019505A 1995-06-09 1996-06-07 Procédé et appareil de détection d'entrées doubles dans une table à consulter Expired - Lifetime EP1383050B1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/488,816 US5652580A (en) 1995-06-09 1995-06-09 Method and apparatus for detecting duplicate entries in a look-up table
US488816 1995-06-09
EP96918285A EP0843852B1 (fr) 1995-06-09 1996-06-07 Procede et appareil de detection d'entrees doubles dans une table a consulter

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
EP96918285A Division EP0843852B1 (fr) 1995-06-09 1996-06-07 Procede et appareil de detection d'entrees doubles dans une table a consulter

Publications (2)

Publication Number Publication Date
EP1383050A1 true EP1383050A1 (fr) 2004-01-21
EP1383050B1 EP1383050B1 (fr) 2008-02-06

Family

ID=23941242

Family Applications (2)

Application Number Title Priority Date Filing Date
EP03019505A Expired - Lifetime EP1383050B1 (fr) 1995-06-09 1996-06-07 Procédé et appareil de détection d'entrées doubles dans une table à consulter
EP96918285A Expired - Lifetime EP0843852B1 (fr) 1995-06-09 1996-06-07 Procede et appareil de detection d'entrees doubles dans une table a consulter

Family Applications After (1)

Application Number Title Priority Date Filing Date
EP96918285A Expired - Lifetime EP0843852B1 (fr) 1995-06-09 1996-06-07 Procede et appareil de detection d'entrees doubles dans une table a consulter

Country Status (5)

Country Link
US (1) US5652580A (fr)
EP (2) EP1383050B1 (fr)
JP (2) JP3920336B2 (fr)
DE (2) DE69629823T2 (fr)
WO (1) WO1996042052A1 (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7328203B2 (en) * 2004-12-16 2008-02-05 International Business Machines Corporation System and method for executing complex if-then clauses
US7761774B2 (en) * 2005-10-28 2010-07-20 Qualcomm Incorporated High speed CAM lookup using stored encoded key
US8001432B2 (en) * 2008-11-20 2011-08-16 Lsi Corporation Uninitialized memory detection using error correction codes and built-in self test
JP4945618B2 (ja) * 2009-09-18 2012-06-06 株式会社東芝 Ａ／ｄコンバータ
US8787059B1 (en) * 2011-12-05 2014-07-22 Netlogic Microsystems, Inc. Cascaded content addressable memory array having multiple row segment activation
US10037190B2 (en) 2016-03-24 2018-07-31 International Business Machines Corporation Transformation on input operands to reduce hardware overhead for implementing addition

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3963908A (en) * 1975-02-24 1976-06-15 North Electric Company Encoding scheme for failure detection in random access memories

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4547882A (en) * 1983-03-01 1985-10-15 The Board Of Trustees Of The Leland Stanford Jr. University Error detecting and correcting memories
JPS6476596A (en) * 1987-09-18 1989-03-22 Oki Electric Ind Co Ltd Error of eeprom detecting device
US5220526A (en) * 1991-03-01 1993-06-15 Motorola, Inc. Method and apparatus for indicating a duplication of entries in a content addressable storage device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3963908A (en) * 1975-02-24 1976-06-15 North Electric Company Encoding scheme for failure detection in random access memories

Also Published As

Publication number Publication date
US5652580A (en) 1997-07-29
JP3920336B2 (ja) 2007-05-30
DE69637427T2 (de) 2009-01-29
DE69629823D1 (de) 2003-10-09
WO1996042052A1 (fr) 1996-12-27
JP3996623B2 (ja) 2007-10-24
EP1383050B1 (fr) 2008-02-06
JP2007087413A (ja) 2007-04-05
DE69629823T2 (de) 2004-05-13
DE69637427D1 (de) 2008-03-20
JPH11515118A (ja) 1999-12-21
EP0843852B1 (fr) 2003-09-03
EP0843852A1 (fr) 1998-05-27

Similar Documents

Publication Publication Date Title
US4661955A (en) Extended error correction for package error correction codes
US5734663A (en) Abbreviated trial-and-error technique for correcting long bursts of consecutive errors using CRC bytes
US7350127B2 (en) Error correction method and system
US4740968A (en) ECC circuit failure detector/quick word verifier
US8069392B1 (en) Error correction code system and method
US20120117431A1 (en) Efficient detection of errors in associative memory
US20020120901A1 (en) Early error detection using ECC
US4236247A (en) Apparatus for correcting multiple errors in data words read from a memory
JP3996623B2 (ja) ルックアップしたエントリーの重複検出方法および装置
US5901155A (en) System and method for testing the operation of registers in electronic digital systems
EP0084460B1 (fr) Systèmes de commande de mémoire de calculateur
US4870607A (en) Error detection carried out by the use of unused modulo-m code
US3898444A (en) Binary counter with error detection and transient error correction
US5835511A (en) Method and mechanism for checking integrity of byte enable signals
Chang et al. LAMP: Controllability, observability, and maintenance engineering technique (COMET)
JPH05216771A (ja) データ処理装置内の重要データの回復可能性を保証する方法と装置
Afrin et al. An Efficient Soft Error Tolerant Approach to Enhance Reliability of TCAM
Tahir et al. Fault tolerant arithmetic unit using duplication and residue codes
US6990507B2 (en) Parity prediction for arithmetic increment function
US3764788A (en) Error checking circuit
JPS6161426B2 (fr)
WO2001076075A1 (fr) Circuit integre de correction des erreurs et procede
Kantawala et al. Design, analysis, and evaluation of concurrent checking sorting networks
Pang et al. An efficient test generation for multiple fault coverage of two-rail checkers
JPH04344940A (ja) 多数決誤り検出回路

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AC Divisional application: reference to earlier application

Ref document number: 0843852

Country of ref document: EP

Kind code of ref document: P

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 20040512

17Q First examination report despatched

Effective date: 20040609

AKX Designation fees paid

Designated state(s): DE FR GB

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AC Divisional application: reference to earlier application

Ref document number: 0843852

Country of ref document: EP

Kind code of ref document: P

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 69637427

Country of ref document: DE

Date of ref document: 20080320

Kind code of ref document: P

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20081107

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20110621

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20110601

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20110601

Year of fee payment: 16

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20120607

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20130228

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 69637427

Country of ref document: DE

Effective date: 20130101

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130101

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120607

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120702