EP1269520A2 - Fabrication of semiconductor materials and devices with controlled electrical conductivity - Google Patents

Fabrication of semiconductor materials and devices with controlled electrical conductivity

Info

Publication number
EP1269520A2
EP1269520A2 EP01916604A EP01916604A EP1269520A2 EP 1269520 A2 EP1269520 A2 EP 1269520A2 EP 01916604 A EP01916604 A EP 01916604A EP 01916604 A EP01916604 A EP 01916604A EP 1269520 A2 EP1269520 A2 EP 1269520A2
Authority
EP
European Patent Office
Prior art keywords
barrier layer
passivation barrier
passivation
reactor
semiconductor material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP01916604A
Other languages
German (de)
French (fr)
Inventor
David Kapolnek
Brian Thibeault
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wolfspeed Inc
Original Assignee
Cree Lighting Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/644,875 external-priority patent/US6498111B1/en
Application filed by Cree Lighting Co filed Critical Cree Lighting Co
Publication of EP1269520A2 publication Critical patent/EP1269520A2/en
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/26Materials of the light emitting region
    • H01L33/30Materials of the light emitting region containing only elements of group III and group V of the periodic system
    • H01L33/32Materials of the light emitting region containing only elements of group III and group V of the periodic system containing nitrogen
    • H01L33/325Materials of the light emitting region containing only elements of group III and group V of the periodic system containing nitrogen characterised by the doping materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • H01L21/3228Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of AIIIBV compounds, e.g. to make them semi-insulating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/0242Crystalline insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02455Group 13/15 materials
    • H01L21/02458Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02656Special treatments
    • H01L21/02664Aftertreatments
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/44Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the coatings, e.g. passivation layer or anti-reflective coating

Definitions

  • This invention relates to a method for achieving the desired electrical conductivity in doped semiconductor materials that are affected by dopant passivation.
  • the invention specifically teaches methods of fabricating passivation-barrier layers to prevent or reduce doping species passivation during the semiconductor growth process, thus eliminating the need for in-situ or ex-situ annealing steps.
  • Gallium nitride is one of the most promising semiconductor materials for application to blue, violet and ultraviolet (UV) LEDs and LDs as well as other electronic devices .
  • MOCVD Metal- Organic Chemical Vapor Deposition
  • Hydrogen is common in a MOCVD reactor during growth of the GaN material and subsequent reactor cooling, generally coming from two sources. Hydrogen is commonly used during growth as a carrier gas for the growth source gasses. In addition, ammonia (NH 3 ) is used as a source gas for nitrogen (N) during growth of the GaN material and is also used to stabilize the GaN material during reactor cooling. Hydrogen is produced as a by-product of the ammonia decomposition during growth and cooling. In the conventional GaN growth process, there is sufficient hydrogen in the reactor to cause passivation of the p-type region during cooling.
  • Passivation of the p-type region could be avoided by removing the hydrogen source from the reactor prior to cool down. See U.S. Patent No. 5,891,790, to Keller et . al .
  • the GaN crystal is unstable at growth temperatures and the p-type GaN region is susceptible to decomposition which results in surface damage.
  • the conventional method for avoiding this decomposition is to maintain the flow of NH 3 during reactor cooling.
  • the presence of NH 3 during reactor cooling produces hydrogen and leads to passivation. As such, it was thought that the removal of all hydrogen sources was not practical and that passivation during reactor cooling could not be avoided.
  • the passivated GaN material is irradiated with an electron beam to activate the acceptors. While these procedures effectively activate the passivated region, they are conducted ex situ, introducing another step in the fabrication process that increases cost and reduces yield. Damage can be caused from handling, and impurities can be introduced by atmospheric conditions. Both processes expose the GaN material to high temperature, which can also damage the material.
  • the annealing process occurs prior to p- contact metalization.
  • devices such as GaN LEDs and LDs
  • Metal contacts to p-type GaN have been found to be highly sensitive to surface quality. [J. Kim et . al. Appl. Phys. Lett. 73, 2953 (1998)].
  • Any damage to the p-type surface during annealing or handling will adversely impact the p-type metal contacts.
  • Another method for reducing passivation of acceptors during reactor cooling is capping the p-type material with a thin n-type layer. [S. Manigawa and M. Kondo, J. Electron. Mater. Vol.19 No.6, pp.
  • the present invention provides a novel method of achieving the desired electrical conductivity in doped semiconductor materials that experience passivation of the doping species by hydrogen atoms. Passivation occurs by hydrogen being incorporated into the semiconductor material in association with doping species.
  • the invention specifically teaches methods of fabricating barrier layers to prevent or reduce the diffusion and incorporation of hydrogen into the semiconductor material, thus preventing or reducing dopant passivation.
  • the barrier layers are fabricated in the same growth chamber that is used for the semiconductor material growth. Shortly after the growth of the material, while it is in the reactor and the reactor is at a temperature about equal to or lower than the growth temperature, the diffusion barrier layer is deposited on the material.
  • the barrier layer is formed from dense, inert compounds that block the diffusion and incorporation of hydrogen into the material. Examples for barrier layers are Si, Ge, MgOx, MgNx, ZnO, SiNx, SiOx, alloys or layer sequences thereof.
  • the barrier layer can also be a hydrogen binding layer, also referred to as a hydrogen-gettering layer.
  • the hydrogen-gettering layer chemically binds hydrogen trapped in the semiconductor or prevents hydrogen from reaching the semiconductor surface from the ambient gas phase, thus preventing hydrogen diffusion into the semiconductor.
  • the composition of the gettering layer compounds can be adjusted during growth to contain an excess of the gettering component.
  • the preferred gettering layer materials contain components that have a high binding energy to atomic hydrogen.
  • the binding energy is also preferably higher than the binding energy between hydrogen and the acceptor or donor species.
  • the layer can be effective in preventing the passivation of doping species by gettering the hydrogen.
  • the layer can have multiple layers that can be a repeated sequence of multiple gettering materials.
  • any of the barrier layers may be removed by one of a variety of etching techniques for subsequent processing of the semiconductor material.
  • Eliminating passivation of the semiconductor material also can eliminate or reduce the need for additional processing steps such as thermal or electron beam annealing.
  • the method also provides superior quality and yield in semiconductor materials, preserving the material in its pristine as grown state.
  • FIG. 1 is a simplified schematic of a MOCVD reactor used in growing semiconductor material
  • FIG. 2 is a sectional view of a p-n junction diode with the with a barrier SiN x layer;
  • FIG. 3 is a sectional view of the p-n junction diode of FIG. 2 immersed in HF to remove the protective SiN x layer;
  • Fig. 4 is a sectional view of p-n junction diode with a hydrogen-binding (gettering) layer.
  • the present invention is a novel method for preventing the passivation of dopant species in semiconductor materials by atomic hydrogen.
  • a barrier layer is grown soon after the growth of the semiconductor material, prior to or during reactor cooling, or at a temperature lower than the growth temperature of the semiconductor material.
  • the barrier layer functions as a dense barrier for diffusion of hydrogen into the semiconductor.
  • the barrier layer can also serve as a gettering layer to chemically bind hydrogen. In both cases the passivation of doping species is prevented or reduced.
  • the barrier layer can be removed by known procedures such as etching.
  • the barrier or gettering layer can be deposited on the semiconductor material using MOCVD, plasma chemical vapor deposition (CVD) , hot-filament CVD, or other deposition processes. The preferred method is deposition in a MOCVD reactor.
  • FIG. 1 shows a MOCVD reactor 10 used in the new method to grow the semiconductor material and to apply the barrier layer.
  • the reactor 10 comprises a reaction chamber 11 having growth platform 12 supported by a rotary shaft 13.
  • a single crystal 14 such as sapphire is disposed on the growth platform 12, although other crystals may be used such as ( ), AlGaN, or GaAs .
  • the platform 12 is heated by heater 15 to maintain substrate 14 at a predetermined temperature.
  • the temperature is typically between 400 and 1200 degrees centigrade (°C) , but can be higher or lower depending on the type of growth desired.
  • the heater 15 can be a variety of heating devices but is usually a radio frequency (RF) or resistance coil.
  • RF radio frequency
  • a carrier gas 16 is supplied to a gas line 17, the carrier gas being a gas such as hydrogen or nitrogen.
  • the carrier gas 16 is also supplied through mass flow controllers 18a-c to respective bubblers 19a-c.
  • Bubbler 19a has a growth compound, typically an alkylated compound having a methyl or ethyl group, e.g. tri ethyl gallium TMG) , trimethyl aluminum (TMA) or trimethyl indium (TMI) .
  • Bubblers 19b and 19c may also contain a similar metalorganic compound to be able to grow an alloy of a Group III compound.
  • the bubblers 19a-c are typically maintained at a predetermined temperature by constant temperature baths 20a-c to ensure a constant vapor pressure of the metal organic compound before it is carried to the reaction chamber 11 by the carrier gas 16.
  • the carrier gas 16 which passes through bubblers 19a-c is mixed with the carrier gas 16 flowing within the gas line 17 by opening the desired combination of valves 21a-c.
  • the mixed gas is then introduced into the reaction chamber 11 through a gas inlet port 22 formed at the upper end of the reaction chamber 11.
  • a nitrogen containing gas 26 such as ammonia is supplied to the gas line 17 through a mass flow controller 27 and the flow of nitrogen containing gas is controlled by valve 28. If the carrier gas 16 is mixed with the nitrogen containing gas 26, and the TMG vapor within the gas line 17 is introduced into the reaction chamber 11, the elements are present to grow gallium nitride on the substrate 14 through thermal decomposition of the molecules in the TMG and ammonia containing gas.
  • a dopant material which is usually Magnesium (Mg) or Silicon (Si), but can be other material such as beryllium, calcium, zinc, or carbon.
  • Bubbler 19b or 19c is used for an alloy material such as boron, aluminum, indium, phosphorous, arsenic or other materials. Once the dopant and alloy are selected and the valve 21a, 21b or 21c is opened to allow the dopant to flow into gas line 17 with the gallium and nitrogen containing gas 26, the growth of the doped layer of gallium nitride takes place on substrate
  • the gas within the reaction chamber 11 can be purged through a gas purge line 23 connected to a pump 24 operable under hydraulic pressure. Further, a purge valve 25 allows gas pressure to build up or be bled off from the reaction chamber 11.
  • the growth process is typically stopped by shutting off the gallium and dopant sources by closing valves 21a and 21b, and keeping the nitrogen containing gas and the carrier gas flowing.
  • the reaction chamber 11 can be purged with a gas 29 that can be controlled through a mass flow controller 30 and valve 31.
  • the purge is aided by opening valve 25 to allow the pump 24 to evacuate the reaction chamber 11 of excess growth gasses.
  • the purge gas 29 is hydrogen, but can be other gasses. Turning off the heater 15 power then cools the substrate 14.
  • the application of the barrier layer occurs after growth of the semiconductor material and prior to or during cooling of the reaction chamber 11.
  • the flow of undesired growth gasses is discontinued by closing the appropriate combination of valves 21a-c.
  • a short purge of the reactor may be completed to remove the undesirable gasses as described above.
  • Gasses are then flowed into the reactor to deposit an epitaxial, poly-crystalline, or amorphous barrier layer on the device.
  • the gasses used for the barrier layer are provided from typical MOCVD sources.
  • the barrier layer should be a dense material that uniformly covers the semiconductor surface and that should not adversely impact the properties and performance of the semiconductor material and device.
  • the composition and thickness of the barrier layer or barrier layer sequence is chosen such that hydrogen is effectively prevented from passivating the doping species in the semiconductor material or significantly reducing the extent of the passivation.
  • examples of some of the compounds that can be used in the invented process include Si, Ge, MgO x , MgN x , ZnO, SiN x , SiO x , and alloys thereof.
  • Multiple layer and repeated stacks of layers of suitable materials can be used as barrier layers as well, such as SiN x /Si, MgN x /SiN x or MgN x /MgO x .
  • the different barrier layers can be formed from the following source gasses: Si from silane or disilane, Ge from germane, MgN x from cyclopentadienyl magnesium or methyl-cyclopentadienyl magnesium and ammonia, MgO from cyclopentadienyl magnesium or methyl-cyclopentadienyl magnesium and nitrous oxide, ZnO from dimethyl zinc or diethyl zinc and nitrous oxide or water, SiN x from silane or disilane and ammonia or nitrous oxide, and SiO x formed from silane or disilane and nitrous oxide.
  • the semiconductor material can be cooled in the reaction chamber 11 without or with reduced dopant passivation. The semiconductor material can then be removed from the cooled reaction chamber 11.
  • the barrier layer can be removed by a number of different methods including but not limited to wet chemical hydrofluoric acid (HF) etching, reactive ion etching, or plasma etching.
  • HF wet chemical hydrofluoric acid
  • the invention applies to devices such as high electron mobility transistors (HEMTs) and metal-semiconductor field effect transistors (MESFETs) , semiconductor laser diodes, light emitting diodes (LEDs) , optical detectors, and bipolar junction transistors (BJTs) .
  • HEMTs high electron mobility transistors
  • MESFETs metal-semiconductor field effect transistors
  • LEDs light emitting diodes
  • BJTs bipolar junction transistors
  • FIG. 2 shows a layer diagram of a GaN p-n junction diode 30 with the barrier layer 32 applied.
  • the preferred passivation barrier compounds are MgN x , Si and SiN x for a number of reasons; the necessary source gasses are already present in the reactor, they are chemically inert to GaN, and they are easily removed by etching.
  • the barrier layer 32 is deposited on the p-type GaN region 34 doped with Mg. Also shown is the n-type GaN region 36 doped with Si grown on a sapphire substrate 38 as described above.
  • the GaN crystal is grown in the reaction chamber 11 at temperatures of about 1000°C.
  • the flow of source gasses used to grow the GaN material are stopped at valves 21a-c.
  • the flow of nitrogen containing gas (NH 3 ) 26 is maintained because of the unstable nature of GaN at high temperature.
  • a short reactor purge of approximately 1-3 seconds may be performed using valve 25 and pump 24 to remove the source gasses used in the growth of GaN.
  • the short purge provides a distinct junction between the SiN x protective layer 32 and the p-type GaN 34 region, which helps to prevent Si doping of the p- type region 34.
  • the barrier layer is then deposited on the GaN material.
  • silane (SiH 4 ) or disilane (Si 2 H 6 ) gas 40 is used in combination with ammonia (NH 3 ) 42 at the growth temperature of the semiconductor material or at a different temperatures down to approximately 700°C or lower.
  • NH 3 ammonia
  • the NH 3 flow 42 is terminated and SiH 4 or Si 2 H 6 40 are sourced into the reaction chamber.
  • MgN X/ cyclopentadienyl magnesium (Mecp 2 Mg) and NH 3 are sourced into the reaction chamber 11, respectively.
  • the silicon, magnesium, and ammonia sources are typically installed in MOCVD systems and used for the growth of group III nitride based semiconductors such as GaN and its alloys with indium and aluminum. No additional source materials need to be added to the MOCVD system for the fabrication of the preferred barrier layers. Thus an easier, and more cost effective method is provided to prevent the passivation of doping species in semiconductor material grown by MOCVD compared to prior art.
  • a nitrogen carrier gas In the preferred embodiment, a nitrogen carrier gas
  • Hydrogen is not used because passivation of the p-type layer 34 may occur in the short time between the end of growth of the diode 30 and the deposition of the sufficiently thick barrier layer 32.
  • barrier layer 32 is usually sufficient to protect the GaN surface, so the deposition can be performed quickly if sufficient barrier layer source gasses are provided.
  • barrier layer thicknesses can be used. In some applications a barrier layer only a few angstroms thick would be sufficient. The thicker the barrier layer or barrier layer stack, the more effective the passivation of doping species is prevented. However, if too thick a barrier layer 32 is applied, damage to the diode 30 may occur during barrier growth or reactor cooling .
  • reactor chamber 11 conditions can be used for the MgN x , Si, or SiN x deposition, so the protective layer 32 can usually be deposited using the same growth conditions as the final diode layer.
  • Reaction chamber 11 conditions may also be varied during deposition of the protective layer 32 to provide the greatest benefit for the application.
  • the deposition may be performed during reaction chamber cooling in order to minimize the thermal residence time of the device.
  • the temperature may be maintained during deposition if thermal residence is not a critical issue.
  • the reaction chamber ambient may be modified to suit the limitations of the device application.
  • the ambient gas can be changed to a non-reactive gas such as nitrogen, helium, argon, or mixtures thereof.
  • a non-reactive gas such as nitrogen, helium, argon, or mixtures thereof.
  • This ambient change can facilitate the purging of source gasses from the reactor chamber and the stabilization of either the semiconductor or barrier layer material during the cool down process.
  • the ambient is nitrogen, helium, argon or a mixture of these gases. This process allows significant flexibility in reactor conditions following the deposition of the barrier layer 32 without the danger of damaging the semiconductor or the barrier layer material.
  • the ambient gas may be changed to reactive gasses like nitrous oxide, oxygen, hydrogen, mixtures thereof or mixtures with non-reactive gasses.
  • the passivation barrier layer 32 can remain on the surface. This offers the added benefit of preserving the grown semiconductor material and sensitive surface properties from contamination prior to the subsequent device fabrication steps.
  • the barrier layer 32 may be removed immediately prior to further processing steps such as etalization of contacts.
  • the barrier layer 32 is removed with wet chemical hydrofluoric acid (HF) etching.
  • FIG 3 shows the diode 30 in the HF wet chemical 46 that will dissolve the protective layer.
  • HF wet chemical hydrofluoric acid
  • the barrier layer 32 should retard damage to the surface. If slow, highly controlled cooling is desired to minimize residual thermal stresses the additional thermal budget should not affect the device surface once the barrier layer 32 is deposited. Diffusion of other impurities from the reactor ambient into the device following growth will be eliminated. Densities of surface electron states resulting from surface damage should be significantly reduced. Surface damage of p-type layers that can result in the formation of thin n-type layers (which increases contact resistance) are minimized.
  • the composition of the barrier layer compounds can be adjusted during growth to contain an excess of gettering components by selecting proper ratios of the corresponding source gasses.
  • FIG. 4 shows a p-n junction diode 50 similar to the diode in FIGs. 3 and 4, having a hydrogen binding/gettering layer 52 on its surface.
  • the layer 52 is deposited on diode 50 using MOCVD source gasses in a N or H source gas 54.
  • the layer 52 is used for blocking or reducing the diffusion of hydrogen into the semiconductor and also for gettering hydrogen at the semiconductor interface with the ambient.
  • the preferred gettering layer material contains components that have a high binding energy to atomic hydrogen and higher than the binding energy between hydrogen and the acceptor or donor species (e.g.
  • Mg-H bond 126 kJ/ ol
  • the gettering layer can have different layers that can be a repeated sequence of multiple gettering materials.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Led Devices (AREA)
  • Drying Of Semiconductors (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Bipolar Transistors (AREA)

Abstract

A method for protecting the surface of a semiconductor material (30, 50) from damage and dopant passivation is described. A barrier layer (32, 52) of dense or reactive material is deposited on the semiconductor material shortly after growth in a growth reactor (10) such as a MOCVD reactor, using the MOCVD source gasses. The barrier layer (32, 52) blocks the diffusion of hydrogen into the material. The reactor (10) can then be cooled in a reactive or non-reactive gas ambience. The semiconductor material can then be removed from the reactor (10) with little or no passivation of the dopant species. The barrier layer (32, 52) can be removed using a variety of etching processes, including wet chemical etching or can be left at the semiconductor material for surface protection. The barrier layer (32, 52) can also be a gettering layer that chemically binds hydrogen trapped in the semiconductor material and/or blocks hydrogen diffusion into the material.

Description

FABRICATION OF SEMICONDUCTOR MATERIALS AND DEVICES WITH CONTROLLED ELECTRICAL CONDUCTIVITY
BACKGROUND OF THE INVENTION
Field of the Invention
This invention relates to a method for achieving the desired electrical conductivity in doped semiconductor materials that are affected by dopant passivation. The invention specifically teaches methods of fabricating passivation-barrier layers to prevent or reduce doping species passivation during the semiconductor growth process, thus eliminating the need for in-situ or ex-situ annealing steps.
Description of the Related Art
Semiconductor materials are essential for producing light emitting diodes (LEDs) , laser diodes (LDs) and other optoelectronic and electronic devices because the electrical and optical properties of the material can be controlled through composition and structural variation. To achieve this control, it is important to produce semiconductor material free of undesired impurities. Gallium nitride (GaN) is one of the most promising semiconductor materials for application to blue, violet and ultraviolet (UV) LEDs and LDs as well as other electronic devices .
During growth of GaN p-n junction diodes using Metal- Organic Chemical Vapor Deposition (MOCVD) , it is difficult to grow a p-type material with good structural, optical, and electrical integrity. The p-type region of a GaN junction diode is commonly grown in a MOCVD reactor by adding magnesium (Mg) to achieve the desired conductivity. However, a common problem is electrical passivation of acceptors like Mg, zinc (Zn) , carbon (C) and others by hydrogen atoms. The smaller hydrogen atoms diffuse into the GaN material, where they neutralize the Mg acceptors and the holes produced by the Mg. The passivation process leaves the Mg acceptors inactive, resulting in the material becoming insulating or weakly p-type in its as grown state. The passivation of the p-type region results in critical performance problems for the diode. Hydrogen passivation of acceptors and donors has been reported for a wide variety of semiconductors including silicon [S.J. Pearton et. al., Appl. Phys. A 43, 153 (1987)], gallium arsenide [N.M. Johnson et . al., Phys. Rev. B 33, 1102 (1986); W.C Dautremont-Smith, Mater. Res. Soc. Symp. Proc. 104, 313 (1988)], indium phosphide [G.R. Antell et. al., Appl. Phys. Lett., 53, 758 (1988)], and cadmium telluride [L. Svob et . al., J. Cryst. Growth 86, 815 (1988)]. Passivation has been demonstrated both intentionally and unintentionally as a result of the epitaxial growth process. The growth of GaN diodes represents one example where hydrogen passivation plays an important role. It has been shown that passivation of acceptors occurs after growth, during the reactor cooling stage. [G.R. Antell et al., Appl. Phys. Lett. 73, 2953 (1998)]. Hydrogen is common in a MOCVD reactor during growth of the GaN material and subsequent reactor cooling, generally coming from two sources. Hydrogen is commonly used during growth as a carrier gas for the growth source gasses. In addition, ammonia (NH3) is used as a source gas for nitrogen (N) during growth of the GaN material and is also used to stabilize the GaN material during reactor cooling. Hydrogen is produced as a by-product of the ammonia decomposition during growth and cooling. In the conventional GaN growth process, there is sufficient hydrogen in the reactor to cause passivation of the p-type region during cooling.
Passivation of the p-type region could be avoided by removing the hydrogen source from the reactor prior to cool down. See U.S. Patent No. 5,891,790, to Keller et . al . However, the GaN crystal is unstable at growth temperatures and the p-type GaN region is susceptible to decomposition which results in surface damage. The conventional method for avoiding this decomposition is to maintain the flow of NH3 during reactor cooling. However, the presence of NH3 during reactor cooling produces hydrogen and leads to passivation. As such, it was thought that the removal of all hydrogen sources was not practical and that passivation during reactor cooling could not be avoided.
As opposed to avoiding passivation, various methods were developed to reverse the passivation after material growth and reactor cooling. Much of the early studies of dopant passivation revealed the utility of thermal annealing for removal of the hydrogen and "activation" of the dopants [G.R. Antell et . al., Appl. Phys. Lett., 53, 758 (1988); W.C. Dautremont-Smith, Mater. Res. Soc. Symp. Proc. 104, 313 (1988); T. Zundel and J. Weber, Phys. Rev. B 39, 13549 (1988); W.C. Dautremont-Smith et . al . , J. Appl. Phys. 66, 1993 (1989)]. Once the phenomenon of hydrogen passivation was recognized, it became evident that the hydrogen could be diffused into and out of the semiconductor at elevated temperatures, resulting in passivation or activation of the dopants. Consequently, thermal annealing was utilized as a method for acceptor and donor activation in group IV, III - V, and II - VI semiconductor materials. Acceptor passivation in Gallium Nitride could also be reversed using Low-Energy Electron Beam Irradiation (LEEBI) [Amano et . al . , Japanese Journal of Applied Physics, Vol. 28, No. 12, pp. L2112-L2114 (Dec. 1989) ] . In LEEBI treatment, the passivated GaN material is irradiated with an electron beam to activate the acceptors. While these procedures effectively activate the passivated region, they are conducted ex situ, introducing another step in the fabrication process that increases cost and reduces yield. Damage can be caused from handling, and impurities can be introduced by atmospheric conditions. Both processes expose the GaN material to high temperature, which can also damage the material.
In addition, the annealing process occurs prior to p- contact metalization. In devices such as GaN LEDs and LDs, it is important to provide reproducible low-resistance contacts. Metal contacts to p-type GaN have been found to be highly sensitive to surface quality. [J. Kim et . al. Appl. Phys. Lett. 73, 2953 (1998)]. Thus, any damage to the p-type surface during annealing or handling will adversely impact the p-type metal contacts. Another method for reducing passivation of acceptors during reactor cooling is capping the p-type material with a thin n-type layer. [S. Manigawa and M. Kondo, J. Electron. Mater. Vol.19 No.6, pp. 597-599 (1990)]. The solubility of hydrogen in the n-type material is low compared to the p-type material, so diffusion of hydrogen during reactor cooling is greatly reduced. However, this process does not completely eliminate the passivation of the p-type material and removal of the n-type material by etching is difficult and can damage the p-type surface. SUMMARY OF THE INVENTION
The present invention provides a novel method of achieving the desired electrical conductivity in doped semiconductor materials that experience passivation of the doping species by hydrogen atoms. Passivation occurs by hydrogen being incorporated into the semiconductor material in association with doping species.
The invention specifically teaches methods of fabricating barrier layers to prevent or reduce the diffusion and incorporation of hydrogen into the semiconductor material, thus preventing or reducing dopant passivation. The barrier layers are fabricated in the same growth chamber that is used for the semiconductor material growth. Shortly after the growth of the material, while it is in the reactor and the reactor is at a temperature about equal to or lower than the growth temperature, the diffusion barrier layer is deposited on the material. The barrier layer is formed from dense, inert compounds that block the diffusion and incorporation of hydrogen into the material. Examples for barrier layers are Si, Ge, MgOx, MgNx, ZnO, SiNx, SiOx, alloys or layer sequences thereof.
The barrier layer can also be a hydrogen binding layer, also referred to as a hydrogen-gettering layer. The hydrogen-gettering layer chemically binds hydrogen trapped in the semiconductor or prevents hydrogen from reaching the semiconductor surface from the ambient gas phase, thus preventing hydrogen diffusion into the semiconductor. The composition of the gettering layer compounds can be adjusted during growth to contain an excess of the gettering component. The preferred gettering layer materials contain components that have a high binding energy to atomic hydrogen. The binding energy is also preferably higher than the binding energy between hydrogen and the acceptor or donor species. Thus, the layer can be effective in preventing the passivation of doping species by gettering the hydrogen. The layer can have multiple layers that can be a repeated sequence of multiple gettering materials.
After cool-down, any of the barrier layers may be removed by one of a variety of etching techniques for subsequent processing of the semiconductor material.
Eliminating passivation of the semiconductor material also can eliminate or reduce the need for additional processing steps such as thermal or electron beam annealing. The method also provides superior quality and yield in semiconductor materials, preserving the material in its pristine as grown state. These and other further features and advantages of the invention will be apparent to those skilled in the art from the following detailed description, taken together with the accompanying drawings, in which:
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a simplified schematic of a MOCVD reactor used in growing semiconductor material;
FIG. 2 is a sectional view of a p-n junction diode with the with a barrier SiNx layer;
FIG. 3 is a sectional view of the p-n junction diode of FIG. 2 immersed in HF to remove the protective SiNx layer; and
Fig. 4 is a sectional view of p-n junction diode with a hydrogen-binding (gettering) layer. DETAILED DESCRIPTION OF THE INVENTION
The present invention is a novel method for preventing the passivation of dopant species in semiconductor materials by atomic hydrogen. A barrier layer is grown soon after the growth of the semiconductor material, prior to or during reactor cooling, or at a temperature lower than the growth temperature of the semiconductor material. The barrier layer functions as a dense barrier for diffusion of hydrogen into the semiconductor. The barrier layer can also serve as a gettering layer to chemically bind hydrogen. In both cases the passivation of doping species is prevented or reduced. Following reactor cooling and prior to further processing of the materials, the barrier layer can be removed by known procedures such as etching. The barrier or gettering layer can be deposited on the semiconductor material using MOCVD, plasma chemical vapor deposition (CVD) , hot-filament CVD, or other deposition processes. The preferred method is deposition in a MOCVD reactor.
FIG. 1 shows a MOCVD reactor 10 used in the new method to grow the semiconductor material and to apply the barrier layer. The reactor 10 comprises a reaction chamber 11 having growth platform 12 supported by a rotary shaft 13. In most applications a single crystal 14 such as sapphire is disposed on the growth platform 12, although other crystals may be used such as ( ), AlGaN, or GaAs . During growth, the platform 12 is heated by heater 15 to maintain substrate 14 at a predetermined temperature. The temperature is typically between 400 and 1200 degrees centigrade (°C) , but can be higher or lower depending on the type of growth desired. The heater 15 can be a variety of heating devices but is usually a radio frequency (RF) or resistance coil.
A carrier gas 16 is supplied to a gas line 17, the carrier gas being a gas such as hydrogen or nitrogen. The carrier gas 16 is also supplied through mass flow controllers 18a-c to respective bubblers 19a-c. Bubbler 19a has a growth compound, typically an alkylated compound having a methyl or ethyl group, e.g. tri ethyl gallium TMG) , trimethyl aluminum (TMA) or trimethyl indium (TMI) . Bubblers 19b and 19c may also contain a similar metalorganic compound to be able to grow an alloy of a Group III compound. The bubblers 19a-c are typically maintained at a predetermined temperature by constant temperature baths 20a-c to ensure a constant vapor pressure of the metal organic compound before it is carried to the reaction chamber 11 by the carrier gas 16.
The carrier gas 16 which passes through bubblers 19a-c is mixed with the carrier gas 16 flowing within the gas line 17 by opening the desired combination of valves 21a-c. The mixed gas is then introduced into the reaction chamber 11 through a gas inlet port 22 formed at the upper end of the reaction chamber 11.
A nitrogen containing gas 26 such as ammonia is supplied to the gas line 17 through a mass flow controller 27 and the flow of nitrogen containing gas is controlled by valve 28. If the carrier gas 16 is mixed with the nitrogen containing gas 26, and the TMG vapor within the gas line 17 is introduced into the reaction chamber 11, the elements are present to grow gallium nitride on the substrate 14 through thermal decomposition of the molecules in the TMG and ammonia containing gas. To dope alloys of gallium nitride on the substrate 14, one of the bubblers 19a-c not being used for the TMG is used for a dopant material, which is usually Magnesium (Mg) or Silicon (Si), but can be other material such as beryllium, calcium, zinc, or carbon. Bubbler 19b or 19c is used for an alloy material such as boron, aluminum, indium, phosphorous, arsenic or other materials. Once the dopant and alloy are selected and the valve 21a, 21b or 21c is opened to allow the dopant to flow into gas line 17 with the gallium and nitrogen containing gas 26, the growth of the doped layer of gallium nitride takes place on substrate
14.
The gas within the reaction chamber 11 can be purged through a gas purge line 23 connected to a pump 24 operable under hydraulic pressure. Further, a purge valve 25 allows gas pressure to build up or be bled off from the reaction chamber 11.
The growth process is typically stopped by shutting off the gallium and dopant sources by closing valves 21a and 21b, and keeping the nitrogen containing gas and the carrier gas flowing. Alternatively, the reaction chamber 11 can be purged with a gas 29 that can be controlled through a mass flow controller 30 and valve 31. The purge is aided by opening valve 25 to allow the pump 24 to evacuate the reaction chamber 11 of excess growth gasses. Typically, the purge gas 29 is hydrogen, but can be other gasses. Turning off the heater 15 power then cools the substrate 14.
In the new method, the application of the barrier layer occurs after growth of the semiconductor material and prior to or during cooling of the reaction chamber 11. Following growth of the semiconductor material in a reactor chamber 11, the flow of undesired growth gasses is discontinued by closing the appropriate combination of valves 21a-c. A short purge of the reactor may be completed to remove the undesirable gasses as described above. Gasses are then flowed into the reactor to deposit an epitaxial, poly-crystalline, or amorphous barrier layer on the device. In the preferred method, the gasses used for the barrier layer are provided from typical MOCVD sources. The barrier layer should be a dense material that uniformly covers the semiconductor surface and that should not adversely impact the properties and performance of the semiconductor material and device. The composition and thickness of the barrier layer or barrier layer sequence is chosen such that hydrogen is effectively prevented from passivating the doping species in the semiconductor material or significantly reducing the extent of the passivation. Examples of some of the compounds that can be used in the invented process include Si, Ge, MgOx, MgNx, ZnO, SiNx, SiOx, and alloys thereof. Multiple layer and repeated stacks of layers of suitable materials can be used as barrier layers as well, such as SiNx/Si, MgNx/SiNx or MgNx/MgOx. The different barrier layers can be formed from the following source gasses: Si from silane or disilane, Ge from germane, MgNx from cyclopentadienyl magnesium or methyl-cyclopentadienyl magnesium and ammonia, MgO from cyclopentadienyl magnesium or methyl-cyclopentadienyl magnesium and nitrous oxide, ZnO from dimethyl zinc or diethyl zinc and nitrous oxide or water, SiNx from silane or disilane and ammonia or nitrous oxide, and SiOx formed from silane or disilane and nitrous oxide.
After the protective barrier layer is applied, the semiconductor material can be cooled in the reaction chamber 11 without or with reduced dopant passivation. The semiconductor material can then be removed from the cooled reaction chamber 11.
When the structure is ready for additional processing such as metalization, the barrier layer can be removed by a number of different methods including but not limited to wet chemical hydrofluoric acid (HF) etching, reactive ion etching, or plasma etching.
The invention applies to devices such as high electron mobility transistors (HEMTs) and metal-semiconductor field effect transistors (MESFETs) , semiconductor laser diodes, light emitting diodes (LEDs) , optical detectors, and bipolar junction transistors (BJTs) .
A preferred application of this method is passivation prevention or reduction in GaN p-n junction diodes. FIG. 2 shows a layer diagram of a GaN p-n junction diode 30 with the barrier layer 32 applied. Although a variety of barrier layer compounds may be applied, the preferred passivation barrier compounds are MgNx, Si and SiNx for a number of reasons; the necessary source gasses are already present in the reactor, they are chemically inert to GaN, and they are easily removed by etching. The barrier layer 32 is deposited on the p-type GaN region 34 doped with Mg. Also shown is the n-type GaN region 36 doped with Si grown on a sapphire substrate 38 as described above. In the preferred method, the GaN crystal is grown in the reaction chamber 11 at temperatures of about 1000°C. Following growth, the flow of source gasses used to grow the GaN material are stopped at valves 21a-c. The flow of nitrogen containing gas (NH3) 26 is maintained because of the unstable nature of GaN at high temperature. A short reactor purge of approximately 1-3 seconds may be performed using valve 25 and pump 24 to remove the source gasses used in the growth of GaN. The short purge provides a distinct junction between the SiNx protective layer 32 and the p-type GaN 34 region, which helps to prevent Si doping of the p- type region 34. The barrier layer is then deposited on the GaN material. For the fabrication of a SiNx layer 32 silane (SiH4) or disilane (Si2H6) gas 40 is used in combination with ammonia (NH3) 42 at the growth temperature of the semiconductor material or at a different temperatures down to approximately 700°C or lower. For the fabrication of Si, the NH3 flow 42 is terminated and SiH4 or Si2H6 40 are sourced into the reaction chamber. For the fabrication of MgNX/ cyclopentadienyl magnesium (Mecp2Mg) and NH3 are sourced into the reaction chamber 11, respectively. The silicon, magnesium, and ammonia sources are typically installed in MOCVD systems and used for the growth of group III nitride based semiconductors such as GaN and its alloys with indium and aluminum. No additional source materials need to be added to the MOCVD system for the fabrication of the preferred barrier layers. Thus an easier, and more cost effective method is provided to prevent the passivation of doping species in semiconductor material grown by MOCVD compared to prior art.
In the preferred embodiment, a nitrogen carrier gas
44 is used during growth of the protective layer, although other gasses could also be used. Hydrogen is not used because passivation of the p-type layer 34 may occur in the short time between the end of growth of the diode 30 and the deposition of the sufficiently thick barrier layer 32.
A 2-500 nm thick barrier layer 32 is usually sufficient to protect the GaN surface, so the deposition can be performed quickly if sufficient barrier layer source gasses are provided. A variety of barrier layer thicknesses can be used. In some applications a barrier layer only a few angstroms thick would be sufficient. The thicker the barrier layer or barrier layer stack, the more effective the passivation of doping species is prevented. However, if too thick a barrier layer 32 is applied, damage to the diode 30 may occur during barrier growth or reactor cooling .
A wide range of reactor chamber 11 conditions can be used for the MgNx, Si, or SiNx deposition, so the protective layer 32 can usually be deposited using the same growth conditions as the final diode layer. Reaction chamber 11 conditions may also be varied during deposition of the protective layer 32 to provide the greatest benefit for the application. As an example, the deposition may be performed during reaction chamber cooling in order to minimize the thermal residence time of the device. Alternatively, the temperature may be maintained during deposition if thermal residence is not a critical issue.
Once the passivation barrier layer 32 is deposited, the reaction chamber ambient may be modified to suit the limitations of the device application. In one preferred method, once the MgNx, Si, and SiNx barrier layer or layer sequence has been deposited, the ambient gas can be changed to a non-reactive gas such as nitrogen, helium, argon, or mixtures thereof. This ambient change can facilitate the purging of source gasses from the reactor chamber and the stabilization of either the semiconductor or barrier layer material during the cool down process. In the preferred method the ambient is nitrogen, helium, argon or a mixture of these gases. This process allows significant flexibility in reactor conditions following the deposition of the barrier layer 32 without the danger of damaging the semiconductor or the barrier layer material. In another preferred embodiment, after completion of the barrier layer the ambient gas may be changed to reactive gasses like nitrous oxide, oxygen, hydrogen, mixtures thereof or mixtures with non-reactive gasses.
After the reactor is cooled and the semiconductor device is removed from the reaction chamber 11 the passivation barrier layer 32 can remain on the surface. This offers the added benefit of preserving the grown semiconductor material and sensitive surface properties from contamination prior to the subsequent device fabrication steps.
The barrier layer 32 may be removed immediately prior to further processing steps such as etalization of contacts. In the preferred method, the barrier layer 32 is removed with wet chemical hydrofluoric acid (HF) etching. FIG 3 shows the diode 30 in the HF wet chemical 46 that will dissolve the protective layer. The use of a wet chemical etching is preferred because it leaves the semiconductor surface pristine, while other etching processes may introduce impurities or cause damage to the material surface. Any processing steps should be conducted as soon as possible after removal of the barrier layer 32 to avoid damage to the surface from handling or exposure to atmospheric conditions.
The new method provides other benefits beyond those already discussed. If the device is exposed to extreme conditions following growth such as diffusion of an impurity, or annealing for defect reduction, the barrier layer 32 should retard damage to the surface. If slow, highly controlled cooling is desired to minimize residual thermal stresses the additional thermal budget should not affect the device surface once the barrier layer 32 is deposited. Diffusion of other impurities from the reactor ambient into the device following growth will be eliminated. Densities of surface electron states resulting from surface damage should be significantly reduced. Surface damage of p-type layers that can result in the formation of thin n-type layers (which increases contact resistance) are minimized.
In another preferred method, the composition of the barrier layer compounds can be adjusted during growth to contain an excess of gettering components by selecting proper ratios of the corresponding source gasses. FIG. 4 shows a p-n junction diode 50 similar to the diode in FIGs. 3 and 4, having a hydrogen binding/gettering layer 52 on its surface. The layer 52 is deposited on diode 50 using MOCVD source gasses in a N or H source gas 54. The layer 52 is used for blocking or reducing the diffusion of hydrogen into the semiconductor and also for gettering hydrogen at the semiconductor interface with the ambient. The preferred gettering layer material contains components that have a high binding energy to atomic hydrogen and higher than the binding energy between hydrogen and the acceptor or donor species (e.g. Mg-H bond = 126 kJ/ ol) . In the case of GaN materials, the binding energy between the gettering layer constituents and hydrogen exceeds the energy between Mg and hydrogen (e.g. Si-H = 318kJ/mol; Ge-H= 321kJ/mol; N- H=339kJ/mol; 0-H=427kJ/mol) . Thus the layers can be effective in preventing the passivation of doping species by gettering the hydrogen. The gettering layer can have different layers that can be a repeated sequence of multiple gettering materials. When further processing of the diode 50 is desired, the gettering layer 52 is removed by wet chemical HF etching, but can also be removed by other etching processes.
Although the present invention has been described in considerable detail with reference to certain preferred configurations thereof, other versions are possible. Therefore, the spirit and scope of the appended claims should not be limited to their preferred versions contained therein .

Claims

WE CLAIM :
1. A method for preventing or reducing the passivation of acceptor and donor species m semiconductor material during and after its growth comprising: growing said semiconductor material (30,50) m a reactor (10) at a growth temperature; and depositing a passivation barrier layer (32) on said semiconductor material (30,50) while it is m said reactor (10) .
2. The method of claim 1, wherein said passivation barrier (32,52) layer is deposited by metal organic chemical vapor deposition, plasma chemical vapor deposition, hot-filament chemical vapor deposition or physical vapor deposition.
3. The method of claim 1, wherein said passivation barrier layer (32,52) comprises Si, Ge, MgOx, MgNx, ZnO, SιNx, SιOx, or alloys thereof.
4. The method of claim 1, where said passivation barrier layer (32,52) comprises at least two layers, each said layer made from Si, Ge, MgO , ZnO, SιNy, MgN , SιOx, or alloys thereof.
5. The method of claim 1, wherein said passivation barrier layer (32,52) comprises Sι3N4.
6. The method of claim 1, wherein said passivation barrier layer (32,52) is l-500nm thick.
7. The method of claim 1, wherein said passivation barrier layer (32,52) is a gettering layer that chemically binds hydrogen trapped m said semiconductor material (30,50) and blocks hydrogen diffusion into said semiconductor material (30, 50) .
8. The method of claim 7, wherein said gettering layer (32,52) contains components that have a higher binding energy than atomic hydrogen and a higher binding energy than between hydrogen and the acceptor or donor materials.
9. The method of claim 1, wherein said reactor (10) contains an ambient gas after the formation of said passivation barrier layer (32,52), said ambient gas being a non-reactive gas (29) .
10. The method of claim 9, wherein said non-reactive gas (29) is nitrogen, helium, argon or mixtures thereof.
11. The method of claim 1, wherein said reactor (10) contains an ambient gas after the formation of said passivation barrier layer, said ambient gas being a reactive gas.
12. The method of claim 11, wherein said reactive gas is nitrous oxide, oxygen, hydrogen, mixtures thereof, or mixtures with said non-reactive gasses.
13. The method of claim 1, wherein high electron mobility transistors (HEMTs), metal-semiconductor field effect transistors (MESFETs), laser diodes (LDs), light emitting diodes (LEDs) , optical detectors, and/or bipolar junction transistors (BJTs) or similar semiconductor devices are formed of said semiconductor material (30,50) .
14. The method of claim 1, further comprising the step of removing said passivation barrier layer (32,52) subsequent to cooling said reactor (10) .
15. The method of claim 14, wherein said passivation barrier layer (32,52) is removed by etching using wet chemical etching, reactive ion etching or plasma etching.
16. The method of claim 14, wherein said passivation barrier layer (32,52) is removed by wet chemical hydrofluoric acid (HF) etching.
17. A method for preventing the passivation of acceptor and donor species in semiconductor materials (30,50) during and after its growth in a reactor, comprising: flowing growth source gasses ( 16, 21a-c, 26) into said reactor (10) for growth of said semiconductor material (30,50) ; stopping the flow of said material growth source gasses (16,26) not necessary for stabilization of the semiconductor; injection of passivation barrier layer source gasses
(16,21a-c) into said reactor (10) to deposit a passivation barrier layer on said semiconductor material (30,50); and removing said passivation barrier layer (32,52) after cooling of said reactor, to further process said semiconductor material (30,50).
18. The method of claim 17, wherein said passivation barrier layer (32,52) is deposited by MOCVD, plasma CVD, hot-filament CVD or PVD.
19. The method of claim 17, wherein said passivation barrier layer (32,52) comprises Si, Ge, MgOx, MgNx, ZnO, SiNx, SiOx, and alloys thereof.
20. The method of claim 17, where said passivation barrier layer (32,52) comprises at least two layers, each said layer made from Si, Ge, MgOy, MgNx, ZnO, SιNy, SιOx, or alloys thereof.
21. The method of claim 17, wherein said passivation barrier layer (32,52) comprises SιNv.
22. The method of claim 17, wherein said passivation barrier layer (32,52) is l-500nm thick.
23. The method of claim 17, wherein said passivation barrier (32,52) layer is a gettering layer that chemically binds hydrogen trapped m said semiconductor material (30,50) and blocks hydrogen diffusion into said semiconductor material (30,50).
24. The method of claim 23, wherein said gettering layer (32,52) contains materials that have a higher binding energy than atomic hydrogen and a higher binding energy than between hydrogen and the acceptor or donor materials.
25. The method of claim 17, wherein said reactor (10) contains an ambient gas (29) after the formation of said passivation barrier layer (32,52), said ambient gas being a non-reactive gas.
26. The method of claim 25, wherein said non-reactive gas is nitrogen, helium, argon or mixtures thereof.
27. The method of claim 17, wherein said reactor (10) contains an ambient gas after the formation of said passivation barrier layer (32,52), said ambient gas being a reactive gas.
28. The method of claim 27, wherein said reactive gas is nitrous oxide, oxygen, hydrogen, mixtures thereof, or mixtures with said non-reactive gasses.
29. The method of claim 17, wherein said passivation barrier layer (32,52) is removed by etching using wet chemical etching, reactive ion etching or plasma etching.
30. The method of claim 17, wherein said passivation barrier layer (32,52) is removed by wet chemical hydrofluoric acid (HF) etching.
31. The method of claim 17, wherein high electron mobility transistors (HEMTs), metal-semiconductor field effect transistors (MESFETs), laser diodes (LDs), light emitting diodes (LEDs) , optical detectors, and bipolar junction transistors (BJTs) or similar semiconductor devices are formed in said semiconductor material (30,50) .
32. A method for protecting the surface of a semiconductor material, comprising: depositing an inert passivation barrier layer (32,52) on said semiconductor material (30,50) in a MOCVD reactor (10) ; and cooling said reactor (10) .
33. The method of claim 32, wherein said semiconductor material (30,50) is GaN or any ternary or quaternary alloy with In or Al .
34. The method of claim 32, wherein said passivation barrier layer (32,52) is deposited by MOCVD, plasma CVD, hot-filament CVD or PVD.
35. The method of claim 32, wherein said passivation barrier layer (32,52) comprises Si, Ge, MgOx, MgNx, ZnO, SiNx, SiOx, and alloys thereof.
36. The method of claim 32, where said passivation barrier layer (32,52) comprises at least two layers, each said layer made from Si, Ge, MgOx, MgNx, ZnO, SiNx, SiOx, or alloys thereof.
37. The method of claim 32, wherein said passivation barrier layer (32,52) comprises SiNx.
38. The method of claim 32, wherein said passivation barrier layer (32,52) is l-500nm.
39. The method of claim 32, wherein said passivation barrier layer (32,52) is a gettering layer that chemically binds hydrogen trapped in said semiconductor material and blocks hydrogen diffusion into said semiconductor material.
40. The method of claim 39, wherein said gettering layer (32,52) contains materials that have a higher binding energy than atomic hydrogen and a higher binding energy than between hydrogen and the acceptor or donor materials.
41. The method of claim 32, wherein said reactor (10) contains an ambient gas after the formation of said passivation barrier layer (32,52), said ambient gas being a non-reactive gas.
42. The method of claim 41, wherein said non-reactive gas is nitrogen, helium, argon or mixtures thereof.
43. The method of claim 32, wherein said reactor (10) contains an ambient gas after the formation of said passivation barrier layer, said ambient gas being a reactive gas.
44. The method of claim 43, wherein said reactive gas is nitrous oxide, oxygen, hydrogen, mixtures thereof, or mixtures with said non-reactive gasses.
45. The method of claim 32, comprising the further step of removing said passivation barrier layer (32,52).
46. The method of claim 45, wherein said passivation barrier layer (32,52) is removed by wet chemical etching, reactive ion etching or plasma etching.
47. The method of claim 45, wherein said passivation barrier layer (32,52) is removed by wet chemical hydrofluoric acid (HF) etching or is left on the semiconductor surface.
EP01916604A 2000-03-14 2001-03-13 Fabrication of semiconductor materials and devices with controlled electrical conductivity Ceased EP1269520A2 (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US18963000P 2000-03-14 2000-03-14
US189630P 2000-03-14
US09/644,875 US6498111B1 (en) 2000-08-23 2000-08-23 Fabrication of semiconductor materials and devices with controlled electrical conductivity
US644875 2000-08-23
PCT/US2001/007976 WO2001069659A2 (en) 2000-03-14 2001-03-13 Fabrication of semiconductor materials and devices with controlled electrical conductivity

Publications (1)

Publication Number Publication Date
EP1269520A2 true EP1269520A2 (en) 2003-01-02

Family

ID=26885351

Family Applications (1)

Application Number Title Priority Date Filing Date
EP01916604A Ceased EP1269520A2 (en) 2000-03-14 2001-03-13 Fabrication of semiconductor materials and devices with controlled electrical conductivity

Country Status (9)

Country Link
EP (1) EP1269520A2 (en)
JP (1) JP5314233B2 (en)
KR (1) KR100923937B1 (en)
CN (1) CN100559619C (en)
AU (1) AU2001243606A1 (en)
CA (1) CA2402662C (en)
MY (1) MY126104A (en)
TW (1) TWI238541B (en)
WO (1) WO2001069659A2 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL1022021C2 (en) * 2002-11-28 2004-06-02 Univ Eindhoven Tech Formation of vacancies in semiconductor, useful for LEDs or laser diodes, by depositing dielectric layer on gallium arsenide structure, heating and removing this layer
KR101008285B1 (en) 2005-10-28 2011-01-13 주식회사 에피밸리 ?-nitride semiconductor light emitting device
KR100742988B1 (en) * 2005-11-25 2007-07-26 (주)더리즈 A manufacturing method for p type GaN device
JP2009130316A (en) * 2007-11-28 2009-06-11 Panasonic Corp Nitride semiconductor device and method of manufacturing the same
KR100941877B1 (en) * 2008-04-25 2010-02-11 김화민 Composition of passivation and sputtering target and passivation membrane and manufacturing method of it
FR3026558B1 (en) * 2014-09-26 2018-03-09 Commissariat A L'energie Atomique Et Aux Energies Alternatives METHOD FOR ACTIVATING DOPANTS IN A SEMICONDUCTOR LAYER BASED ON GAN
CN104377547B (en) * 2014-11-19 2017-07-21 北京工业大学 A kind of single chip integrated directly modulated laser structures of GaN base HEMT and LD and its growth course
TWI548000B (en) * 2014-12-22 2016-09-01 力晶科技股份有限公司 Semiconductor device and method of manufacturing thereof
CN109285774B (en) * 2018-09-12 2023-03-24 江苏能华微电子科技发展有限公司 Junction barrier Schottky diode based on gallium nitride and forming method thereof
US20230006091A1 (en) * 2020-06-11 2023-01-05 Enkris Semiconductor, Inc. Semiconductor structures and methods of manufacturing the same

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0653550A (en) * 1992-07-31 1994-02-25 Toshiba Corp Multiwavelength semiconductor element array
JP3244980B2 (en) * 1995-01-06 2002-01-07 株式会社東芝 Method for manufacturing semiconductor device
JP3325713B2 (en) * 1994-08-22 2002-09-17 ローム株式会社 Manufacturing method of semiconductor light emitting device
JP2872096B2 (en) * 1996-01-19 1999-03-17 日本電気株式会社 Vapor phase growth method of low resistance p-type gallium nitride based compound semiconductor
JP3361964B2 (en) * 1996-09-10 2003-01-07 株式会社東芝 Semiconductor light emitting device and method of manufacturing the same
JP3326371B2 (en) * 1996-10-21 2002-09-24 東芝電子エンジニアリング株式会社 Method for manufacturing compound semiconductor device
US5930656A (en) * 1996-10-21 1999-07-27 Kabushiki Kaisha Toshiba Method of fabricating a compound semiconductor device
JP3463524B2 (en) * 1997-08-04 2003-11-05 松下電器産業株式会社 Method of manufacturing gallium nitride based compound semiconductor thin film
US5926726A (en) * 1997-09-12 1999-07-20 Sdl, Inc. In-situ acceptor activation in group III-v nitride compound semiconductors
JP3509514B2 (en) * 1997-11-13 2004-03-22 豊田合成株式会社 Method of manufacturing gallium nitride based compound semiconductor
JP2000058462A (en) * 1998-08-13 2000-02-25 Sony Corp Manufacture of nitride based iii-v compound semiconductor
JP3987985B2 (en) * 1999-04-30 2007-10-10 サンケン電気株式会社 Manufacturing method of semiconductor device
JP3833848B2 (en) * 1999-05-10 2006-10-18 パイオニア株式会社 Group 3 nitride semiconductor device manufacturing method
JP4162385B2 (en) * 2000-03-02 2008-10-08 株式会社リコー Method for producing p-type group III nitride semiconductor

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO0169659A2 *

Also Published As

Publication number Publication date
JP2004528700A (en) 2004-09-16
CA2402662A1 (en) 2001-09-20
JP5314233B2 (en) 2013-10-16
CA2402662C (en) 2012-06-12
KR100923937B1 (en) 2009-10-29
WO2001069659A3 (en) 2002-02-21
KR20020079955A (en) 2002-10-19
CN100559619C (en) 2009-11-11
TWI238541B (en) 2005-08-21
WO2001069659A2 (en) 2001-09-20
CN1443373A (en) 2003-09-17
AU2001243606A1 (en) 2001-09-24
MY126104A (en) 2006-09-29

Similar Documents

Publication Publication Date Title
US6498111B1 (en) Fabrication of semiconductor materials and devices with controlled electrical conductivity
US5926726A (en) In-situ acceptor activation in group III-v nitride compound semiconductors
US5902393A (en) Method for growing p-type gallium nitride based compound semiconductors by vapor phase epitaxy
US5888886A (en) Method of doping gan layers p-type for device fabrication
US7951685B2 (en) Method for manufacturing semiconductor epitaxial crystal substrate
JP3251398B2 (en) Method of forming silicon carbide layer
KR20020093922A (en) Method of manufacturing group-ⅲ nitride compound semiconcuctor device
JP2022105014A (en) System and method for growing iiia group nitride
Dautremont-Smith Hydrogen in III–V Semiconductors
CA2402662C (en) Fabrication of semiconductor materials and devices with controlled electrical conductivity
US5930656A (en) Method of fabricating a compound semiconductor device
US6139629A (en) Group III-nitride thin films grown using MBE and bismuth
CN114093753B (en) Surface treatment method of aluminum nitride single crystal substrate and preparation method of ultraviolet light-emitting diode
US7358112B2 (en) Method of growing a semiconductor layer
US5674777A (en) Method for forming silicon-boron binary compound layer as boron diffusion source in silicon electronic device
KR20210107098A (en) Method of processing semiconductor film with reduced evaporation and degradation
WO2004051719A1 (en) Mbe growth of p-type nitride semiconductor materials
WO2023156265A1 (en) A heteroepitaxial wafer for the deposition of gallium nitride
Feingold et al. Rapid thermal low-pressure metal-organic chemical vapor deposition (RT-LPMOCVD) of semiconductor, dielectric and metal film onto InP and related materials
Pearton et al. Diffusion of Dopants and Impurities in GaN and Related Materials
Nakamura et al. p-Type GaN
Davis et al. Growth via Mocvd and Characterization Of GaN and AlxGa1− xN (0001) Alloys for Optoelectronic and Microelectronic Device Applications
Davis et al. Nitride semiconductors for ultraviolet detection
Feingold et al. Role of Hydrogen in Semiconductor, Dielectric and Metal Deposition onto InP by Means of Rapid Thermal Low Pressure Metalorganic Chemical Vapor Deposition
Pearton et al. GaN: Defect and Device Issues

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20020927

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: CREE RESEARCH, INC.

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: CREE, INC.

17Q First examination report despatched

Effective date: 20070727

APBK Appeal reference recorded

Free format text: ORIGINAL CODE: EPIDOSNREFNE

APBN Date of receipt of notice of appeal recorded

Free format text: ORIGINAL CODE: EPIDOSNNOA2E

APBR Date of receipt of statement of grounds of appeal recorded

Free format text: ORIGINAL CODE: EPIDOSNNOA3E

APBV Interlocutory revision of appeal recorded

Free format text: ORIGINAL CODE: EPIDOSNIRAPE

APBK Appeal reference recorded

Free format text: ORIGINAL CODE: EPIDOSNREFNE

APBN Date of receipt of notice of appeal recorded

Free format text: ORIGINAL CODE: EPIDOSNNOA2E

APBR Date of receipt of statement of grounds of appeal recorded

Free format text: ORIGINAL CODE: EPIDOSNNOA3E

APAF Appeal reference modified

Free format text: ORIGINAL CODE: EPIDOSCREFNE

REG Reference to a national code

Ref country code: DE

Ref legal event code: R003

APBT Appeal procedure closed

Free format text: ORIGINAL CODE: EPIDOSNNOA9E

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 20171109

RIC1 Information provided on ipc code assigned before grant

Ipc: H01L 21/205 20060101ALI20021114BHEP

Ipc: H01L 21/00 20060101AFI20021114BHEP