EP1184987B1 - Phasenregelschleife - Google Patents

Phasenregelschleife Download PDF

Info

Publication number
EP1184987B1
EP1184987B1 EP01915659A EP01915659A EP1184987B1 EP 1184987 B1 EP1184987 B1 EP 1184987B1 EP 01915659 A EP01915659 A EP 01915659A EP 01915659 A EP01915659 A EP 01915659A EP 1184987 B1 EP1184987 B1 EP 1184987B1
Authority
EP
European Patent Office
Prior art keywords
voltage
output
phase
signal
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP01915659A
Other languages
English (en)
French (fr)
Other versions
EP1184987A1 (de
EP1184987A4 (de
Inventor
Hideyuki NTT Intellectual Property Center NOSAKA
Hiroyuki NTT Intellectual Property Ctr. FUKUYAMA
Hideki NTT Intellectual Property Ctr. KAMITSUNA
Masahiro Muraguchi
Mikio Yoneyama
Hiroaki Sasaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NTT Electronics Corp
Nippon Telegraph and Telephone Corp
Original Assignee
NTT Electronics Corp
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NTT Electronics Corp, Nippon Telegraph and Telephone Corp filed Critical NTT Electronics Corp
Publication of EP1184987A1 publication Critical patent/EP1184987A1/de
Publication of EP1184987A4 publication Critical patent/EP1184987A4/de
Application granted granted Critical
Publication of EP1184987B1 publication Critical patent/EP1184987B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/104—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional signal from outside the loop for setting or controlling a parameter in the loop

Definitions

  • the present invention relates to a phase lock circuit (phase-locked loop circuit) usable in optical communication and radio communication devices and particularly to a phase lock circuit which can surely continue the lock at an ultra-high frequency band (which is substantially equal to or higher than 5 GHz) whereat clock and data recovery (CDR) and phase-frequency comparison circuits cannot be used since they have narrower lock ranges and tend to create unlocking, even if the aged deterioration of parts, temperature change, variation of supply voltage and other undesirable events occur.
  • CDR clock and data recovery
  • Fig. 14 is a block diagram of a phase lock circuit (phase-locked loop circuit) PS111 according to the prior art.
  • the phase lock circuit PS111 comprises a phase comparator 1i, a loop filter 2i, a voltage control oscillator(voltage-controlled oscillator) 3i, a signal input terminal 7i and a signal output terminal 9i.
  • the phase comparator 1i is formed by an EXOR circuit.
  • Fig. 15 (1) shows the waveform of an input signal 7i (V IN );
  • Fig. 15 (2) shows the waveform of the output from the voltage control oscillator 3i;
  • Fig. 15 (3) shows the waveform of the output from the phase comparator 1i; and
  • Fig. 15 (4) shows the waveform of the output from the loop filter 2i.
  • the duty ratio in the phase comparator 1i is determined by the leading edge timing in the pulse of the input signal 7i (V IN ) shown in Fig. 15 (1) and the leading edge timing in the output pulse of the voltage control oscillator 3i shown in Fig. 15 (2).
  • the output level of the loop filter 2i shown in Fig. 15 (4) is determined by the duty ratio of the phase comparator 1i shown in Fig. 15 (3) while the oscillation frequency of the voltage control oscillator 3i is determined by the output level of the loop filter 2i.
  • phase difference between the pulse of the input signal 7i (V IN ) shown in Fig. 15 (1) and the output pulse of the voltage control oscillator 3i shown in Fig. 15 (2) determine the oscillation frequency of the voltage control oscillator 3i.
  • phase lock circuit PS111 When the phase lock circuit PS111 is in its locked state, the above-mentioned phase difference is determined such that the frequency (or bit rate) of the input signal 7i (V IN ) shown in Fig. 15 (1) coincides with the output frequency of the voltage control oscillator 3i.
  • Fig. 15 (1) shows a case where the phase difference is equal to 125 while Fig. 15 (2) shows another case where the phase difference is equal to 90 .
  • the left-side graphs (I) of Fig. 15 illustrate that the frequency (or bit rate) of the input signal 7i (V IN ) is higher.
  • Fig. 16 shows changes in the output voltage of the loop filter 2i when the frequency (or bit rate) of the input signal 7i (V IN ) is changed.
  • the phase lock circuit PS111 is in its locked state in the middle area of the lock range (or area between the lower and upper ends of the lock range).
  • the aforementioned phase difference also varies to change the duty ratio in the output signal of the phase comparator 1i and the output voltage of the loop filter 2i.
  • the duty ratio has the lower limit (0%) and the upper limit (100%). In other words, the limits of the duty ratio in the output of the phase comparator 1i exist in the upper and lower ends of the lock range.
  • the parameters of the phase lock circuit e.g., loop filter bandwidth and gain
  • the parameters of the phase lock circuit must be determined such that the specification of a frequency synthesizer such as phase noise characteristic or the specification of CDR such as jitter tolerance will be satisfied. This raises a problem in that a sufficiently broad lock range cannot be provided.
  • the lock range is not sufficiently broad and when a drift occurs in the oscillation frequency due to various environmental variations such as the aged deterioration of the voltage control oscillator (VCO), temperature change and supply voltage variation, there is raised a problem in that the lock cannot be held.
  • the oscillation frequency of the voltage control oscillator must accurately be pre-regulated on shipment.
  • phase lock circuit additionally includes a retraction circuit (see Japanese Patent Application No. Hei 8-130468), it raises still another problem in that the lock range would extremely be reduced.
  • the retraction circuit is added to the phase lock circuit for enlarging the pull-in range therein.
  • the retraction circuit inputs a scanning signal into the voltage control oscillator to change the oscillation frequency greatly.
  • the retraction circuit retracts the phase lock circuit.
  • the locked state of the phase lock circuit is detected and the phase lock circuit is controlled to hold the voltage in the scanning signal, thereby maintaining the locked state thereof.
  • the retraction circuit does not have a function of lock-range enlargement. If the retraction circuit retracts the oscillation frequency at the end of the lock range, the substantial lock range (or minimum distance between the retracting frequency and the lock range end) will extremely be reduced. This raises a further problem in that the locked state will not be maintained stable.
  • An object of the present invention is provide a phase lock circuit which can provide a very broad lock range even if the lock range is reduced by regulating the parameters of the phase lock circuit to satisfy the jitter tolerance and so on or even if the lock range is substantially reduced by adding the retraction circuit into the phase lock circuit.
  • Fig. 17 is a block diagram of another phase lock circuit PS112 according to the prior art, into which a retraction circuit according to the prior art is added.
  • the phase lock circuit PS112 comprises a phase comparator 1n, a loop filter 2n, a voltage control oscillator 3n, a signal input terminal 7n, a signal output terminal 9n, a lock detector 21n, an additional loop or retraction circuit FS1 and an adder 6.
  • the phase comparator 1n, loop filter 2n and voltage control oscillator 3n together define the main body of the phase lock circuit.
  • the retraction circuit FS1 comprises a pulse generator 23n, a counting circuit 24n and a D/A converter 25n, as shown in Japanese Patent Application No. Hei 8-130468.
  • the retraction circuit FS1 is added to the phase lock circuit for enlarging the pull-in range therein.
  • the retraction circuit FS1 inputs a scanning signal to the voltage control oscillator 3n to change the oscillation frequency thereof greatly.
  • the retraction circuit FS1 retracts the phase lock circuit.
  • the locked state of the phase lock circuit is detected.
  • the retraction circuit controls the phase lock circuit to hold the voltage of the scanning signal and to maintain the locked state of the phase lock circuit.
  • Fig. 18 shows waveforms in the primary parts of the phase lock circuit PS112 into which the retraction circuit is added.
  • Fig. 18 (1) shows the waveform in the output signal of the loop filter 2n; Fig. 18 (2) shows the waveform in the output signal of the lock detector 21n; Fig. 18 (3) shows the waveform in the output signal of the pulse generator 23n; and Fig. 18 (4) shows the waveform in the output signal of the D/A converter 25n.
  • the phase lock circuit PS211 is in its unlocked state which is discriminated by the lock detector 21n.
  • the pulse generator 23n produces a pulse.
  • the counting circuit 24n varies its count while the D/A converter 3n changes its output voltage in a stepwise manner.
  • the output voltage of the D/A converter 25n varies the oscillation frequency of the voltage control oscillator 3n. As the oscillation frequency approaches to the frequency of the input signal, the phase lock circuit is retracted. Thereafter, the lock detector 21n discriminates the locked state of the phase lock circuit and the pulse generator 23n is stopped.
  • the counting circuit 24n maintains its count constant while the D/A converter 25n maintains its output voltage constant to hold the locked state of the phase lock circuit.
  • the pull-in range can be enlarged within a range in which the oscillation frequency of the voltage control oscillator 3n is variable.
  • the locked state of the phase lock circuit can be maintained (see Fig. 18 (4)).
  • the actuation of the lead-in(retraction) circuit not necessarily causes the output signal of the D/A converter 25n to occur at a position near the center of this voltage range. If the locked state is maintained at a position near the lower (or upper) limit of the lock range as shown in Fig. 18 (4), the substantial lock range (or minimum distance between the retracting frequency and the lock range end) will extremely be reduced. In such a case, the locked state cannot be maintained stable due to the subsequent environmental variation such as supply voltage variation, temperature change, jitter input).
  • phase lock circuit Even if the phase lock circuit is unlocked, it will again be retracted by the lead-in(retraction) circuit. However, this raises further problems in that a spurious radiation occurs during a period between the unlocking and the completion of re-retraction (if the phase lock circuit is applied to a frequency synthesizer) and in that the data is lost (if the phase lock circuit is applied to CDR).
  • the present invention is to provide a phase lock circuit which can enlarge the lock range thereof and maintain the locked state stable, even though the above-mentioned lead-in(retraction) circuit is added to the phase lock circuit.
  • United States Patent Application 5,719,908 discloses a phase lock loop bit synchroniser where a lock detector sweeps the frequency of a voltage controlled oscillator when it becomes unlocked from an input signal source.
  • a DC voltage offset eliminator compensates for asymmetrical input signals.
  • the present invention offers improvement there over by providing means to enlarge the lock range of a phase lock loop.
  • European patent Application 0 412 491 A2 discloses a frequency synthesiser where frequency switching of a voltage controlled oscillator is accomplished by modifying voltage data to be applied to a second of two variable capacitance diodes which collectively control the frequency of a voltage controlled oscillator. This measure reducing the amount of voltage change to the first of the two variable capacitance diodes at the time of frequency switch and speeding up the switching of frequency.
  • the present invention offers improvement there over by providing means to enlarge the lock range of a phase lock loop.
  • European Patent Application 0 308 285 A1 discloses a phase lock loop where a minimum/maximum voltage comparator is used to trigger and control an up/down counter driving a D/A converter to apply a correction voltage to the voltage controlled oscillator in a feedback loop to keep the output of the loop filter between maximum and minimum values.
  • the present invention offers improvement there over by providing means to control the output voltage of the phase comparator enlarge the lock range of a phase lock loop.
  • the present invention provides a phase lock circuit(phase-locked loop circuit) comprising a signal path connected in series with a phase comparator, a loop filter and a voltage control oscillator(voltage-controlled oscillator), said phase comparator being adapted to compare the phase of an input signal with the phase in the output signal of said voltage control oscillator and to output its result of comparison, said loop filter being adapted to receive the output signal of said phase comparator and to output a DC voltage; said voltage control oscillator being adapted to control the output oscillation frequency depending on the DC output voltage of said loop filter, said phase lock circuit further comprising voltage tracking means for adding, to the voltage of said signal path, a signal causing the average voltage in the output voltage of said phase comparator to coincide with a predetermined reference voltage, whereby said voltage tracking means can enlarge the lock range in said phase lock circuit.
  • Fig. 1 is a block diagram showing a phase lock circuit(phase-locked loop circuit) PS1 that is the first embodiment of the present invention in.
  • the phase lock circuit PS1 has a phase comparator 1a, a loop filter 2a, a voltage control oscillator (voltage-controlled oscillator) 3a, a signal input terminal 7a, a signal output terminal 9a and a voltage tracking circuit VT1 that is an additional loop.
  • the phase comparator 1a, loop filter 2a and voltage control oscillator 3a defines the main body of a phase lock circuit.
  • the voltage tracking circuit VT1 comprises a reference voltage generator 8a, a differential amplifier 4a, a filter 5a and an adder 6a.
  • the phase comparator 1a will be described to be EXOR so long as it is not particularly declined below.
  • the differential amplifier 4a outputs a voltage proportional to a difference between the output voltage of the phase comparator 1a and the output voltage V R of the reference voltage generator 8a.
  • the filter 5a converts the output voltage of the differential amplifier 4a into DC voltage by integrating it. The result of integration is added to the output voltage of the phase comparator 1a through the adder 6a.
  • the voltage tracking circuit VT1 controls the average output voltage of the phase comparator 1a so that it will coincide with the output voltage V R of the reference voltage generator 8a.
  • the polarity in the output signal of the differential amplifier 4a is inverted depending on the reference voltage V R , thereby reversing the direction of change in the output voltage of the filter 5a (increase/decrease). More particularly, if the average output voltage of the phase comparator 1a exceeds the reference voltage V R , the output signal of the differential amplifier 4a becomes negative while if the average output voltage of phase comparator 1a is less than the reference voltage V R , the output signal of the differential amplifier 4a becomes positive.
  • the output voltage of this differential amplifier 4a is converted into DC voltage by integrating it at the filter 5a. Because the output voltage of the filter 5a is inputted into the voltage control oscillator 3a, the average output voltage of the phase comparator 1a is drawn to the reference voltage V R whereat it is stable.
  • the fixation of the average voltage in the output signal of the phase comparator 1a to the reference voltage V R means that the phase difference between an input signal 7a (V IN ) into the phase comparator 1a and the output signal of the voltage control oscillator 3a is fixed.
  • Fig. 2 is a view showing the dependency of the average output signal of the phase comparator 1a on the frequency (or bit rate) of the input signal 7a (V IN ) when the phase lock circuit PS1 of the first embodiment is in its locked sate (or in a state wherein the frequency in the output signal of the phase lock circuit PS1 is stable).
  • the reference voltage V R generated by the reference voltage generator 8a is a fixed voltage corresponding to the middle of the lock range.
  • the average voltage of the reference voltage V R may exist within a range that the output voltage of the phase comparator 1a falls. Moreover, it is not necessary that the reference voltage V R is always a fixed voltage.
  • Fig. (2) two straight lines shown by (i) and (ii) show characteristics for differential output voltages of the voltage tracking circuit VT1 (or differential output voltages of the filter 5a).
  • Fig. 3 is a view showing signal waveforms in the primary parts of the phase lock circuit PS1 when signals having such characteristics as shown by (i) and (ii) in Fig. 2 are inputted into the phase lock circuit PS1.
  • the differential amplifier 4a amplifies the difference between both the voltages and outputs an value that is zero.
  • the reference voltage V R can arbitrarily be determined and when the average output voltage of the phase comparator 1a exceeds the reference voltage V R , this average output is determined by the phase difference between the two signals inputted into the phase comparator 1a. Therefore, whether the average output voltage of the phase comparator 1a is actually higher or lower than the reference voltage V R is determined depending on various factors such as free-run frequency at the voltage control oscillator 3a or the like.
  • the output voltage of the filter 5a is applied to the voltage control oscillator 3a as offset voltage through the adder 6a. Because this offset voltage works to control the feed back, the output voltage of the filter 5a approaches the characteristic shown by (ii) in Fig. 2. As the output voltage reaches the characteristic (ii), the average output voltage of the phase comparator 1a coincides with the reference voltage V R . Thus, the time average output signal of the differential amplifier 4a becomes zero and the output voltage of the filter 5a is fixed and maintained stable.
  • the duty ratio in the output voltage of the phase comparator 1a is kept at a value near 50% since the reference voltage V R is selected to be at the middle of the lock range. If the reference voltage V R is selected to be lower than the middle of the lock range, the duty ratio in the output voltage of the phase comparator 1a is kept at a value smaller than the above value. On the contrary, if the reference voltage V R is selected as a voltage higher than the middle of the lock range, the duty ratio in the output voltage of the phase comparator 1a is kept at a value higher than the above value.
  • the voltage tracking circuit VT1 performs the feedback control to maintain the duty ratio of the output voltage of the phase comparator 1a.
  • the phase lock circuit PS1 will have its greatly enlarged lock range.
  • the lock range is enlarged so that the value of the duty ratio itself is not relevant to the enlargement of lock range.
  • phase comparator may be of a type containing a discrimination circuit (see C.R.Hogge, JR., "A Self Correcting Clock Recovery Circuit", Journal of Lightwave Tech., vol. LT-3, No.6, 1985, P1323 and Japanese Patent Laid-Open No. 2000-68991).
  • the phase comparator may be a so-called Bang-bang type phase comparator (BB-PD) employing a delay flip flop (D-FF).
  • the duty ratio of the BB-PD output varies to maintain the lock even if a voltage tracking circuit is not used, although the phase relationship between the input signal and the voltage control oscillator output.
  • the range of frequency in which the duty ratio of the BB-PD output can vary is the lock range.
  • the addition of the voltage tracking circuit can fix the duty ratio of BB-PD output (e.g., to 50%).
  • the lock range can broadly be enlarged.
  • the phase comparator is in the form of a phase frequency comparator (PFD)
  • the lock range can be enlarged as described.
  • the lock range can be enlarged when the voltage tracking circuit VT1 is applied to the phase lock circuit including the additional retraction circuit.
  • the voltage tracking circuit VT1 can operate to draw the duty ratio to a predetermined level and also to maintain it.
  • a low-pass filter or integrator having its time constant longer than that of the loop filter may be added parallel to the loop filter. This can provide a slight enlargement of lock range.
  • a method cannot arbitrarily select the output duty ratio of the phase comparator and also a sufficient advantage due to the enlargement of lock range.
  • the phase lock circuit of the first embodiment can provide an broader rock range and maintain the lock in any phase (which is optimum for jitter yield strength or the like) since the drift in the oscillation frequency of the voltage control oscillator is compensated by performing such a control that the average output voltage of the phase comparator coincides with any reference voltage while maintaining the average output voltage of the phase comparator at any voltage.
  • the phase lock circuit of the first embodiment can arbitrarily select any duty ratio of the phase comparator, the reference voltage can be changed depending on variation of the input data pattern or input signal level.
  • the optimal operation for the jitter yield strength can be realized under any of various conditions.
  • the loop filter 2a in the first embodiment may be a passive lag lead filter having a passive element or an active lag lead filter using an active element.
  • the phase lock circuit employing the passive lag lead filter has its lock range narrower than that of the phase lock circuit employing the active lag lead filter. Therefore, if the voltage tracking circuit VT1 of the first embodiment is applied to the phase lock circuit employing the passive lag lead filter, the enlargement of lock range will particularly be prominently advantageous. In other words, if the aforementioned voltage tracking circuit VT1 is applied to the conventional phase lock circuit using the active lag lead filter, the phase lock circuit can use the passive lag lead filter reduced in circuit scale and simplified in design, in place of the active lag lead filter.
  • Fig. 4 is a block diagram showing a phase lock circuit PS2 that is the second embodiment of the present invention.
  • the phase lock circuit PS2 comprises a phase comparator 1b, a loop filter 2b, a voltage control oscillator 3b, a signal input terminal 7b, a signal output terminal 9b, and a voltage tracking circuit VT2.
  • the voltage tracking circuit VT2 comprises a reference voltage generator 8b, a differential amplifier 4b, a filter 5b and an adder 6b.
  • the phase lock circuit PS2 is basically the same as the phase lock circuit PS1, except that the output voltage of the filter 5b is added to the output voltage of the loop filter 2b rather than to the output voltage of the phase comparator 1b.
  • phase lock circuit PS2 Operation and advantage in the phase lock circuit PS2 are substantially the same as those of the phase lock circuit PS1.
  • Fig. 5 is a block diagram showing a phase lock circuit PS3 that is the third embodiment of the present invention.
  • the phase lock circuit PS3 has a phase comparator 1c, a loop filter 2c, a voltage control oscillator 3c, a signal input terminal 7c, a signal output terminal 9c and a voltage tracking circuit VT3.
  • the voltage tracking circuit VT3 comprises a reference voltage generator 8c, a differential amplifier 4c, a first filter 10c, a second filter 5c and an adder 6c.
  • Fig. 6 is a view showing signal waveforms in the primary parts of the phase lock circuit PS3.
  • Fig. 6 (i) is a view showing the operation of the phase lock circuit immediately after it has been shifted from its unlocked state to its locked state while Fig. 6 (ii) shows such a sate that the duty ratio in the output of the phase comparator 1c is maintained constant (about 50% in Fig. 6) by the voltage tracking circuit VT3.
  • phase lock circuit PS3 The operational principle and advantage of the phase lock circuit PS3 are substantially the same as those of the phase lock circuits PS1 and PS2 except that the phase lock circuit PS3 includes the filter 10c inserted thereinto to provide two DC signal from the differential amplifier 4c.
  • the speed of computation in the differential amplifier 4c can be reduced to lower the power consumption in comparison with the phase lock circuits PS1 and PS2.
  • Fig. 7 is a block diagram showing a phase lock circuit PS4 that is the fourth embodiment of the present invention.
  • the phase lock circuit PS4 has a phase comparator 1d, a loop filter 2d, a voltage control oscillator 3d, a signal input terminal 7d, a signal output terminal 9d and a voltage tracking circuit VT.4.
  • the voltage tracking circuit VT4 comprises a reference voltage generator 8d, a differential amplifier 4d, a first filter 10d, a second filter 5d and an adder 6d.
  • the phase lock circuit PS4 is basically the same as the phase lock circuit PS3 except that the output voltage of the filter 5d is added to the output voltage of the loop filter 2d rather than the output voltage of the phase comparator 1d.
  • phase lock circuit PS4 The operation and advantage of the phase lock circuit PS4 are substantially the same as those of the phase lock circuit PS3.
  • Fig. 8 is a block diagram showing a phase lock circuit PS5 that is the fifth embodiment of the present invention.
  • the phase lock circuit PS5 has a phase comparator 1e, a loop filter 2e, a voltage control oscillator 3e, a signal input terminal 7e, a signal output terminal 9e and a voltage tracking circuit VT5.
  • the voltage tracking circuit VT5 comprises a reference voltage generator 8e, a differential amplifier 4e, a filter 5e and an adder 6e.
  • phase lock circuit PS5 realizes the functions of the first filter 10d and loop filter 2d in the phase lock circuit PS4 through a single filter (filter 2e). Therefore, the phase lock circuit PS5 has its reduced circuit scale smaller than that of the phase lock circuit PS4.
  • Fig. 9 is a block diagram showing a phase lock circuit PS6 that is the sixth embodiment of the present invention.
  • the phase lock circuit PS6 has a phase comparator 1h, a loop filter 2h, a voltage control oscillator 3h, a signal input terminal 7h, a signal output terminal 9h and a voltage tracking circuit VT6.
  • the voltage tracking circuit VT6 comprises a reference voltage generator 8h, a differential integrator 20 and an adder 6h.
  • phase lock circuit PS6 is realized by the differential integrator 20 that is a single circuit, instead of the differential amplifier 4a and filter 5a in the phase lock circuit PS1. Therefore, the phase lock circuit PS6 has its reduced circuit scale smaller than those of the phase lock circuits PS1-PSS.
  • the differential amplifier and filter may be replaced by a single differential integrator.
  • Fig. 10 is a circuit diagram exemplifying a configuration of the differential integrator 20.
  • the differential integrator 20 has an operational amplifier 13, resistors 14, 15, a capacity 16, input terminals 17, 18 and an output terminal 19.
  • the differential integrator 20 is adapted to integrate a difference between two voltages inputted into the input terminals 17 and 18 and to output the result toward the output terminal 19 as a voltage.
  • Fig. 11 is a block diagram showing a phase lock circuit PS7 that is the seventh embodiment of the present invention.
  • the phase lock circuit PS7 has a phase comparator 1f, a loop filter 2f, a voltage control oscillator 3f, a voltage tracking circuit VT7, an adder 6f, a signal input terminal 7f and a signal output terminal 9f.
  • the voltage tracking circuit VT7 comprises a phase comparator 11f, a delay generator 12f, a differential amplifier 4f, a filter 5f and an adder 6f.
  • the phase comparator 11f and delay generator 12f define a reference voltage generator.
  • Fig. 12 is a view showing waveforms of the primary parts of the phase lock circuit PS7.
  • Fig. 12 (i) is a view showing a state immediately after the phase lock circuit PS7 has been shifted from its unlocked state to its locked state while Fig. 12 (ii) shows a state in which the duty ratio in the output of the phase comparator 1f coincides with that of the phase comparator 11f (about 50% in Fig. 12) under action of the voltage tracking circuit VT7.
  • Fig. 12 shows the delay generator 12f as one for generating a delay corresponding to 90 phase and waveforms in a case where the phase comparator 11 is formed of EXOR. Since the phase comparator 11f receives an input signal 7f (V IN ) and a signal delayed from this input signal by 90 , it will output such a rectangular waveform having its duty ratio of 50% as shown in Fig. 12 (1). Thus, the average voltage in the output signal of the phase comparator 11f coincides with the average voltage at the output signal of the phase comparator 11f will have the duty ratio of 50%. Therefore, the phase lock circuit PS7 uses the output signal of the phase comparator 11f as the reference voltage V R .
  • Fig. 12 shows both the outputs of the phase comparators 11f and 1f to be pulse-shaped, these output signals may be converted into DC signals by insertion of filters into the respective inputs of the differential amplifier 4f, the DC signals being then inputted into the differential amplifier 4f.
  • phase lock circuit PS7 clearly shows the embodiment of each of the reference voltage generator in the phase lock circuits PS1-PS6 and can eliminate the adjustment of the reference voltage V R by causing the phase comparator 11f and delay generator 12f to generate the reference voltage V R .
  • Fig. 13 is a block diagram showing a phase lock circuit PS8 that is the eighth embodiment of the present invention.
  • the phase lock circuit PS8 has a phase comparator 1g, a loop filter 2g, a voltage control oscillator 3g, a voltage tracking circuit VT8, an adder 6g, a signal input terminal 7g and a signal output terminal 9g.
  • the voltage tracking circuit VT8 comprises a phase comparator 11g, a delay generator 12g, a differential amplifier 4g, a filter 5g and an adder 6g.
  • the phase comparator 11g and delay generator 12g define a reference voltage generator.
  • the phase lock circuit PS8 generates a reference voltage in a manner different from that of the phase lock circuit PS7.
  • the phase lock circuit PS7 uses the input signal 7f (V IN ) as the input signal into the phase comparator 11f and delay generator 12f
  • the phase lock circuit PS8 uses the output signal of the voltage control oscillator 3g as the input signal into the phase comparator 11g and delay generator 12g.
  • phase lock circuit PS8 uses the output signal of the voltage control oscillator 3g as the input signal into the phase comparator 11g and delay generator 12g, it can stably generate the reference voltage V R without influence from the amplitude of the input signal 7g (V IN ).
  • the most primary feature in the eighth embodiments is to add the voltage tracking circuit to the phase lock circuit.
  • the voltage tracking circuit performs the control for providing an offset voltage to the voltage control oscillator such that the phase difference between the input signal and the output voltage of the voltage control oscillator (that is, to maintain the duty ratio of the phase comparator output constant).
  • the following embodiment provides a phase lock circuit having a signal path to which a phase comparator, loop filter, voltage control oscillator and lock detector are connected in series, the phase lock circuit further comprising voltage tracking means for adding a signal for causing the average output voltage of the phase comparator to coincide with a predetermined reference voltage to the voltage of said signal path.
  • the lock range of the phase lock circuit is enlarged by the signal added by said voltage tracking means.
  • Fig. 19 is a block diagram showing a phase lock circuit PS9 that is the ninth embodiment of the present invention.
  • the phase lock circuit PS9 has a phase comparator 1j, a loop filter 2j, a voltage control oscillator 3j, a signal input terminal 7j, a signal output terminal 9j, a lock detector 21j, a retraction circuit FS2 that is an additional loop, and a voltage tracking circuit VT9 that is another additional loop.
  • the phase comparator 1j, loop filter 2j and voltage control oscillator 3j define the main body of the phase lock circuit.
  • the retraction circuit FS2 comprises a pulse generator 23j, a counting circuit 24j and a D/A converter 25j.
  • the voltage tracking circuit VT9 comprises a reference voltage generator 8j, a differential integrator 20j and an adder 6j.
  • Fig.20 is a view showing waveforms in the primary parts of the phase lock circuit PS9.
  • Fig. 20 (1) shows an output signal waveform of the loop filter 2j; Fig. 20 (2) shows an output signal waveform of the lock detecting element 21j; Fig. 20 (3) shows the average voltage in an output signal of the phase comparator 1j; Fig. 20 (4) shows an output signal waveform of the pulse generator 23j; and Fig. 20 (5) shows an output signal V FB of the adder 22j. Fig. 20 (3) also shows the level of the output voltage V R in the reference voltage generator 8j.
  • the phase lock circuit is shown in its unlocked state (or a state in which the output signal of the voltage control oscillator is asynchronous with the input signal V IN ).
  • the unlocked state of the phase lock circuit is detected by the lock detector 21j and the pulse generator 23j generates pulses.
  • the counting circuit 24j varies its count.
  • the output voltage of the counting circuit 24j is stepwise varied by the D/A converter 25j.
  • the output voltage of the D/A converter 25j varies the oscillation frequency of the voltage control oscillator 3j. At the time when the oscillation frequency approaches the frequency of the input signal, the phase lock circuit is retracted.
  • the lock detector 21j detects the lock; the pulse generator 23j stops; the counting circuit 24j maintains its count constant; and the D/A converter 25j maintains its output voltage constant.
  • the phase lock circuit is held at its locked state (or a state in which the output signal of the voltage control oscillator is synchronous with the input signal V IN ).
  • the pull-in range can be enlarged to a range in which the voltage control oscillator 3j can vary its oscillation frequency.
  • the output voltage V FB of the adder 22j is not necessarily at a position near the center of the lock range, but may is at a position near the lower (or upper) limit in the lock range, as shown in Fig. 20 (5).
  • the voltage tracking circuit VT9 causes the output voltage of the adder 22j after the lock to shift to a desired voltage (e.g., a voltage near the center of the lock range).
  • Fig.21 is a view showing the relationship between the frequency of the input signal V IN 7j and the average voltage of the phase comparator 1j in the phase lock circuit PS9.
  • (i) shows the characteristic of the phase lock circuit at the time when it has shifted from its unlocked state to its locked state.
  • the average voltage in the output signal of the phase comparator 1j at the frequency of the input signal V IN 7j is V R1 which is near the lower limit in the voltage range in which the average voltage in the output signal of the phase comparator 1j can fall.
  • the locked state cannot stably be held against the environmental variation such as supply voltage variation, temperature change, jitter input or the like.
  • the voltage tracking circuit VT9 receives inputs V R and V R1 and integrates a voltage proportional to the difference between these inputs, the result being then fed to the adder 22j.
  • the output frequency of the voltage control oscillator 3j slightly varies to change the phase relationship between the input signal V IN 7j and the output signal of the voltage control oscillator 3j.
  • the average voltage in the output signal of the phase comparator 1j approaches V R . As the average voltage coincides with V R , it will be stable (Fig. 20 (3)).
  • the output voltage V R of the reference voltage generator 8j When the output voltage V R of the reference voltage generator 8j is set to be near the center of the voltage range which the average voltage in the output of the phase comparator 1j can take (Fig. 21), the output voltage V FB of the adder 22j can be moved to a point near the center of the lock range and held at that point. In such a manner, the phase lock circuit can stably be kept at its locked state against the environmental variation such as supply voltage variation, temperature change, jitter input or the like, irrespectively of the output voltage of the adder 22j at the time when the phase lock circuit is shifted from its unlocked state to its locked state.
  • the voltage tracking circuit VT9 can enlarge the lock range in addition to the enlargement of the pull-in range by the retraction circuit FS2 and the stable keeping of the locked state against the environmental variation by the voltage tracking circuit VT9.
  • Fig.22 is a view showing the relationship between the frequency of the input signal V IN 7j and the average voltage of the phase comparator 1j after the voltage tracking circuit VT9 has been stabilized.
  • the retraction circuit FS2 enlarges the range of the input frequency V IN 7jin in which the phase lock circuit can be shifted from its unlocked state to its locked state. Thereafter, the voltage tracking circuit VT9 causes the average voltage in the output signal of the phase comparator 1j to coincide with the output voltage V R of the reference voltage generator 8j. This coincidence can be kept to hold the locked state even if the frequency (or bit rate) of the input signal V IN 7j varies. Therefore, the lock range will be enlarged.
  • the central part of Fig. 22, that is, the frequency range of the input signal V IN 7j in which the average voltage in the output signal of the phase comparator 1j coincides with the output voltage V R of the reference voltage generator 8j is an increase on the lock range by addition of the voltage tracking circuit VT9.
  • This increase on the lock range can arbitrarily be selected by varying the output voltage ranges of the retraction circuit FS2 and voltage tracking circuit VT9, independently of the characteristic of the loop filter 2j. In other words, the lock range can be enlarged without deterioration of the phase noise and jitter yield strength in the output of the phase lock circuit.
  • the output voltage V R of the reference voltage generator 8j may be set in the voltage range that the average voltage in the output of the phase comparator 1j can be taken.
  • the lock range can be enlarged irrespectively of its set value.
  • the output voltage V R of the reference voltage generator 8j is set at a point near the center of the voltage range that the average voltage in the output signal of the phase comparator 1j can be taken, the locked state can more stably be maintained against the environmental variation such as supply voltage variation, temperature change, jitter input or the like.
  • Fig.23 is a block diagram showing a phase lock circuit PS10 that is the tenth embodiment of the present invention.
  • the phase lock circuit PS10 has a phase comparator 1k, a loop filter 2k, a voltage control oscillator 3k, a signal input terminal 7k, a signal output terminal 9k, a lock detector 21k, a retraction circuit FS3 that is an additional loop, and a voltage tracking circuit VT10 that is another additional loop.
  • the phase comparator 1k, loop filter 2k and voltage control oscillator 3k define the main body of the phase lock circuit.
  • the retraction circuit FS3 comprises a Schmitt trigger circuit 26k, an integrator 27 and a voltage holding circuit 28.
  • the voltage tracking circuit VT10 comprises a reference voltage generator 8k, a differential integrator 20k and an adder 6k.
  • the additional retraction circuit in the conventional phase lock circuit PS112 is generally of a digital circuit for such a purpose that the variation in the output voltage of the retraction circuit FS1 can be suppressed to maintain the locked state stable.
  • the voltage tracking circuit can cancel any variation occurring in the output of the retraction circuit to greatly reduce the requirement of performance in the retraction circuit.
  • the retraction circuit can be formed by an analog circuit reduced in circuit scale and power consumption. This can be accomplished by the retraction circuit FS3 according to the tenth embodiment of the present invention.
  • Fig.24 is a circuit diagram showing an example of the Schmitt trigger circuit.
  • the Schmitt trigger circuit 26k may be a circuit which has hysteresis characteristics in the input and output (a history circuit), such as a Schmitt trigger inverter shown in Fig. 24 (1) or a hysteresis comparator shown in Fig. 24 (2) and (3). Since the Schmitt trigger type digital gate and analog hysteresis comparator are identical in electrical function with each other and only different from each other relating to the voltage used and term depending on the application, the tenth embodiment can use either of these circuits. In this description, these circuits will be referred to as Schmitt trigger circuit as the general term of such a circuitry as having hysteresis characteristics in input and output.
  • a history circuit such as a Schmitt trigger inverter shown in Fig. 24 (1) or a hysteresis comparator shown in Fig. 24 (2) and (3). Since the Schmitt trigger type digital gate and analog hysteresis comparator are identical in electrical function with each other and only different from
  • the Schmitt trigger circuit 26k and integrator 27 define an analog oscillator.
  • the voltage holding circuit 28 causes the analog oscillator to output a signal when the lock detector 21k judges the unlocked state and holds and outputs a constant voltage when the lock detector 21k judges the locked state.
  • Fig.25 is a view showing waveforms in the primary parts of the phase lock circuit PS10.
  • Fig. 25 (1) shows the output of the loop filter 2k; Fig. 25 (2) shows the output signal of the lock detector 21k; Fig. 25 (3) shows the output signal of the voltage holding circuit 28; and Fig. 25 (4) shows the output voltage V FB of the adder 22k.
  • the phase lock circuit is in its unlocked state which is detected by the lock detector 21k to cause the analog oscillator formed by the Schmitt trigger circuit 26k. and integrator 27 to generate a triangular wave.
  • the triangular wave sweeps the output frequency of the voltage control oscillator 3k.
  • the phase lock circuit is retracted.
  • the lock detector 21n detects the locked state.
  • the output voltage of the lock detector 21n is maintained constant to hold the locked state of the phase lock circuit by the voltage holding circuit 28.
  • the pull-in range can be enlarged to a range in which the voltage control oscillator 3k can vary its oscillation frequency.
  • the output voltage V FB of the adder 22k is drawn to the desired voltage (e.g., a point near the center of the lock range) and stably held at the level by the voltage tracking circuit VT10.
  • the lock range is enlarged by the voltage tracking circuit VT10.
  • the phase lock circuit PS 10 is characterized by that it is reduced in circuit scale and power consumption, in addition to the enlargement of the pull-in and lock ranges and the resistance against the environmental variation such as supply voltage variation, temperature change, jitter input or the like, in comparison with the phase lock circuit PS9.
  • Fig.26 is a block diagram showing a phase lock circuit PS11 that is the eleventh embodiment of the present invention.
  • the phase lock circuit PS11 has a phase comparator 1m, a loop filter 2m, a voltage control oscillator 3m, a signal input terminal 7m, a signal output terminal 9m, a lock detector 21m, a retraction circuit FS 4 that is an additional loop and a voltage tracking circuit VT11 that is another additional loop.
  • the phase comparator 1m, loop filter 2m and voltage control oscillator 3m define the main body of the phase lock circuit.
  • the retraction circuit FS4 comprises a Schmitt trigger circuit 26m, a differential integrator 20m and a switch 29.
  • the voltage tracking circuit VT11 comprises a reference voltage generator 8m, a differential integrator 20m and an adder 6m.
  • the retraction circuit FS4 and voltage tracking circuit VT11 share the differential integrator 20m to form a common circuit CM1.
  • Fig.27 is a view showing waveforms in the primary parts of the phase lock circuit PS11 that is the eleventh embodiment of the present invention.
  • Fig. 27 (1) shows the output signal of the loop filter 2m
  • Fig. 27 (2) shows the output signal of the lock detector 21m
  • Fig. 27 (3) shows the average voltage in the output signal of the phase comparator 1m
  • Fig. 27 (4) shows the output voltage V FB of the differential integrator 20m.
  • Fig. 27 (3) also shows the output voltage V R of the reference voltage generator 8m.
  • the phase lock circuit is in its unlocked state; the lock detector 21m judges the unlocked state; the switch 29 selects the output signal of the Schmitt trigger circuit 26m; and an analog oscillator formed by the Schmitt trigger circuit 26m and differential integrator 20m generates a triangular wave.
  • the triangular wave sweeps the output frequency of the voltage control oscillator 3m.
  • the lock detector 21m determines the lock.
  • the switch 29 selects the output signal of the phase comparator 1m.
  • the voltage tracking circuit VT11 controls the average voltage in the output of the phase comparator 1m (Fig.
  • the lock state will be held stably.
  • the pull-in range can be enlarged to the range in which the voltage control oscillator 3k can vary its oscillation frequency. Even though a jump occurs in the voltage inputted into the differential integrator 20m on switching of the switch 29, no jump will appear in the output of the differential integrator 20m. Therefore, the phase lock circuit can smoothly be shifted from its unlocked state to its locked state.
  • the Schmitt trigger circuit 26m may be any of various forms insofar as having hysteresis characteristics in input and output, such as a Schmitt trigger type digital gate or a hysteresis comparator.
  • the switch 29 may be any analog switch. Since the phase comparator 1m and Schmitt circuit 26m can use digital type switches, however, the switch 29 may be realized by use of a digital gate type selector.
  • the output waveform of the analog oscillator is not limited to triangular waveform, but may be in the form of saw-tooth wave by differing the time constant in the voltage increasing process from that in the voltage decreasing process.
  • Fig. 26 has been described in connection with such a configuration that the output voltage V R of the reference voltage generator 8m is inputted into one of the inputs in the differential integrator 20m, irrespectively of the state of the switch 29, such a configuration is out of the period in which the switch 29 selects the Schmitt trigger 26m.
  • one of the inputs of the differential integrator 20m (which receives the output voltage V R of the reference voltage generator 8m in Fig. 26) may provide any voltage within a range between the maximum and minimum voltages in the Schmitt trigger 26m, rather than the output voltage V R of the reference voltage generator 8m.
  • phase lock circuit PS11 is further advantageous in that the retraction circuit FS4 and voltage tracking circuit VT11 share the common circuit CM1 to reduce both the circuit scale and power consumption, in addition to the enlargement of the pull-in and lock ranges and the resistance against the environmental variation such as supply voltage variation, temperature change, jitter input or the like, as in the phase lock circuits PS9 and PS10.
  • the retraction circuit FS 4 operates in the unlocked state while the voltage tracking circuit VT11 operates in the locked state. Since both the circuits will not simultaneously operate, it is advantageous in that there will not occur the reduction of operational speed due to the reverse control, the reduction of the effectively controllable range and so on.
  • phase lock circuit can smoothly be shifted from its unlocked state to its locked state since no jump will occur in the output voltage of the differential integrator 20m which is fed back to the main body of the phase lock circuit. This is advantageous in that the unlocked state hardly occurs due to any impact of shifting.
  • Fig.28 is a block diagram showing a phase lock circuit PS12 that is the twelfth embodiment of the present invention.
  • the phase lock circuit PS1 has a phase comparator 1p, a loop filter 2p, a voltage control oscillator 3p, a signal input terminal 7p, a signal output terminal 9p and a voltage tracking circuit VT1 that is an additional loop.
  • the phase comparator 1p, loop filter 2p and voltage control oscillator 3p define the main body of the phase lock circuit.
  • the voltage tracking circuit VT12 comprises a reference voltage generator 8p, a voltage difference detector 40p, a comparator 41p, a pulse generator 23p, a counting circuit 24p and a D/A converter 25p.
  • the voltage tracking circuit VT11 of the phase lock circuit PS12 is of a digital type corresponding to the voltage tracking circuit VT1 of the phase lock circuit PS1.
  • the operational principle thereof is substantially the same as that of the phase lock circuit PS1.
  • the voltage difference detector 40p receives the output of the phase comparator 1p and the output voltage V R of the reference voltage generator 8p. If the difference between these voltages (or the difference between the averages for both the voltages) exceeds a predetermined voltage, the voltage difference detector 40p feeds an enable signal EN to the pulse generator 23p which is in turn oscillated.
  • the comparator 41p receives the output of the phase comparator 1p and the output voltage V R of the reference voltage generator 8p and compares them relating to the voltage (or the average voltage) to generate an output U/D signal which is in turn outputted therefrom toward the counting circuit 24p.
  • the output signal of the pulse generator 23p is inputted into and counted by the counting circuit 24p.
  • the direction of counting (up/down) is determined by the output U/D signal of the comparator 41p.
  • the output of the counting circuit 24p is converted into a voltage by the D/A converter 25p, this voltage being added to the voltage path in the main body of the phase lock circuit.
  • the voltage tracking circuit VT12 controls the average voltage in the output of the phase comparator 1p so that it will coincide with the output voltage V R of the reference voltage generator 8p.
  • Fig.29 is a view showing waveforms in the primary parts of the phase lock circuit PS12 that is the twelfth embodiment of the present invention when it is in its locked state.
  • Fig. 29 (1) shows the output signal EN of the voltage difference detector 40p;
  • Fig. 29 (2) shows the output signal of the pulse generator 23p;
  • Fig. 29 (3) shows the output voltage V FB of the D/A converter 25pp; and
  • Fig. 29 (4) shows the average voltage in the output signal of the phase comparator 1p.
  • Fig. 29 (4) also shows the output voltage V R of the reference voltage generator 8p.
  • the voltage difference detector 40p If the average voltage in the output of the phase comparator 1p is shifted to exceed the detection threshold (Fig. 29 (4)) of the voltage difference detector 40p due to the environmental variation such as supply voltage variation, temperature change or the like or the aged deterioration, the voltage difference detector 40p outputs the enable signal EN toward the pulse generator 23p which is in turn oscillated.
  • the counting circuit 24p varies its count in the direction (up/down) specified by the comparator 41p.
  • the D/A converter 25p varies its output voltage V FB .
  • the phase relationship between the average voltage in the output of the phase comparator 1p and the input signal 7pV IN varies to approach the average voltage in the output of the phase comparator 1p to the output voltage V R of the reference voltage generator 8q. If the average voltage in the output of the phase comparator 1p as well as the output voltage V R of the reference voltage generator 8q decreases to be lower than the aforementioned threshold, the voltage difference detector 40p inverts the enable output EN to stop the pulse generator 23p. As a result, the average voltage in the output of the phase comparator 1p is held at a point near the output voltage V R of the reference voltage generator 8q. Thus, the locked state can be maintained stable.
  • the voltage tracking circuit VT12 can held the average voltage in the output of the phase comparator 1p at a level near the output voltage V R of the reference voltage generator 8q. Namely, the voltage tracking circuit VT12 can enlarge the lock range.
  • the voltage difference detector 40p is interposed in order to provide a dead band in the operation of the voltage tracking circuit VT12. In other words, if the output voltage (or average voltage) of phase comparator 1p and the output voltage V R of the reference voltage generator 8p are within a predetermined voltage difference, the pulse generator 23p and voltage tracking circuit VT12 are turned off. This minimizes the influence of the voltage tracking circuit VT12 on the operation of the main phase lock circuit body. If the influence of the voltage tracking circuit VT12 on the main phase lock circuit body raises no problem, the voltage difference detector 40p may be omitted and the pulse generator 23p may always be oscillated.
  • phase lock circuit PS12 has been described as to its configuration that the output voltage of the phase comparator 1p is inputted into the voltage tracking circuit VT12, the output of which is added to the output of the phase comparator 1p, the output signal of the voltage tracking circuit VT12 may be added to the output signal of the loop filter 2p.
  • the output signal of the loop filter 2p may be inputted into the voltage tracking circuit VT12, the output signal of which is added to the output signal of the loop filter 2p.
  • the voltage difference detector 40p may be either of the hysteresis comparator or window comparator.
  • the lock range is enlarged.
  • the digital form of the voltage tracking circuit VT12 is advantageous in that it can easily be integrated and hardly be influenced by the environmental variation such as supply voltage variation, temperature change or the like. Since the voltage difference detector 40p provides a dead band in the operation of the voltage tracking circuit VT12, the influence of the voltage tracking circuit VT12 on the operation of the main phase lock circuit body can advantageously be minimized.
  • Fig. 30 is a block diagram showing a phase lock circuit PS13 that is the thirteenth embodiment of the present invention.
  • the phase lock circuit PS13 has a phase comparator 1q, a loop filter 2q, a voltage control oscillator 3q, a signal input terminal 7q, a signal output terminal 9q, a lock detector 21q, a retraction circuit FS5 that is an additional loop and a voltage tracking circuit VT13 that is another additional loop.
  • the phase comparator 1q, loop filter 2q and voltage control oscillator 3q define the main body of the phase lock circuit.
  • the retraction circuit FS5 comprises a pulse generator 23q, a counting circuit 24q, and a D/A converter 25q.
  • the voltage tracking circuit VT13 comprises a reference voltage generator 8q, a voltage difference detector 40q, a comparator 41q, a pulse generator 23q, a counting circuit 24q and a D/A converter 25q.
  • the retraction circuit FS5 and voltage tracking circuit VT13 share part of the circuitry (including the pulse generator 23q, counting circuit 24q and D/A converter 25q) to form a common circuit CM2.
  • the voltage tracking circuit VT12 of the phase lock circuit PS12 is applied to the conventional phase lock circuit PS112 having the additional retraction circuit (Fig. 17).
  • the retraction circuit and voltage tracking circuit share the pulse generator, counting circuit and D/A converter to form the common circuit CM2.
  • the operation of the retraction circuit FS5 is the same as that of the phase lock circuit PS9 while the operation of the voltage tracking circuit VT13 is the same as that of the phase lock circuit PS12.
  • Fig. 31 is a view showing waveforms in the primary parts of the phase lock circuit PS13.
  • Figure 31 (1) shows the output signal of the loop filter 2q; Fig. 31 (2) shows the output signal of the lock detector 21q; Fig. 31 (3) shows the output signal EN of the voltage difference detector 40q; Fig. 31 (4) shows the output signal of the pulse generator 23q; Fig. 31 (5) shows the output signal of the D/A converter 25q; and Fig. 31 (6) shows the average voltage in the output signal of the phase comparator 1P. Fig. 31 (6) also shows the detection threshold of the voltage difference detector 40q.
  • the phase lock circuit is in its unlocked state; the lock detector 21q discriminates the unlocked state; and the pulse generator 23q generates pulses.
  • the D/A converter 25q varies the voltage stepwise.
  • the lock detector 21q judges the locked state. At this time point, the average voltage in the output of the phase comparator 1q does not coincide with the output voltage V R of the reference voltage generator 8q.
  • the voltage difference detector 40q outputs an enable signal EN. Thus, the pulse generator 23q continues to oscillate.
  • the output voltage V FB of the D/A converter 25q varies, the phase relationship between the output signal of voltage control oscillator 3q and the input signal 7qV IN also varies.
  • the average voltage in the output of the phase comparator 1q also varies.
  • the voltage difference detector 40q As the average voltage in the output of the phase comparator 1q coincides with the output voltage V R of the reference voltage generator 8q (strictly speaking, it falls within the threshold shown in Fig. 3 (6)), it is detected by the voltage difference detector 40q to stop the pulse generator 23q, thereby maintaining the locked state. Subsequently, even though the environmental variation such as supply voltage variation, temperature change or the like occurs to shift the average voltage in the output of the phase comparator 1q, such a shift is detected by the voltage difference detector 40q to oscillate the pulse generator 23q. The counting circuit 24q varies its count in the direction that cancels the aforementioned voltage shift. Thus, the phase lock circuit can be returned to its original state without unlocking. As a result, the locked state thereof can be maintained.
  • the phase lock circuit PS13 is advantageous in that the retraction circuit FS5 and voltage tracking circuit VT13 share the common circuit CM2 to reduce both the circuit scale and power consumption, in addition to the enlargement of the pull-in and lock ranges and the resistance against the environmental variation such as supply voltage variation, temperature change, jitter input or the like, as in the phase lock circuits PS11.
  • phase lock circuit PS13 Since the phase lock circuit PS13 does not generate a jump on the output voltage of D/A converter 25q which is fed back to the main phase lock circuit body, it can smoothly be shifted from its unlocked state to its locked state, thereby hardly unlocking the phase lock circuit due to the impact of shift.
  • the phase lock circuit PS13 compares the digital circuit performing the same function as that of the phase lock circuit PS11. Therefore, the phase lock circuit PS13 is more advantageous in the it can easily be integrated and hardly influenced by the environmental variation such as supply voltage variation, temperature change or the like.
  • each of the aforementioned embodiments provides a phase lock circuit comprising a signal path to which a phase comparator, a loop filter and a voltage control oscillator are connected in series, said phase comparator being adapted to compare the phase of an input signal V IN with the phase in the output signal of said voltage control oscillator and to output its result of comparison, said loop filter being adapted to receive the output signal of said phase comparator and to output a DC voltage; said voltage control oscillator being adapted to control the output oscillation frequency depending on the DC output voltage of said loop filter, said phase lock circuit further comprising voltage tracking means for adding, to the voltage of said signal path, a signal causing the average voltage in the output voltage of said phase comparator to coincide with a predetermined reference voltage, whereby said voltage tracking means can enlarge the lock range in said phase lock circuit.
  • the problem of the prior art in that the limitation of the duty ratio in the output of the phase comparator directly restricts the lock range can be overcome.
  • the lock range can greatly be enlarged to the range of input frequency in which the voltage tracking circuit can maintain the duty ratio of the phase comparator output constant.
  • the aforementioned embodiments can hold the synchronous state and extremely enlarge the lock range in comparison with the conventional phase lock circuit, without change of the duty ratio in the phase comparator output, even though the input frequency (or bit rate) varies or the voltage control oscillator is agedly deteriorated or the temperature varies.
  • the aforementioned embodiments are further advantageous in that the phase relationship between the input signal V IN and the output of the voltage control oscillator can arbitrarily be controlled by regulating the reference voltage V R of the voltage tracking circuit.
  • the aforementioned embodiments are further advantageous in that the yield strength against the jitter can always be maintained higher since the most allowable phase relationship can always be used.
  • This advantage can be provided similarly to a phase lock circuit which has its substantial lock range reduced by adding a retraction circuit thereto.
  • the lock range can greatly be enlarged since the voltage tracking circuit draws and holds the phase lock circuit to a predetermined duty ratio.
  • the aforementioned embodiments can eliminate any additional circuit for compensating the aged variation and temperature change and greatly reduce the operation required by the regulation and the manufacturing cost.
  • Fig. 32 is a block diagram showing a phase lock circuit PS14 that is the fourth embodiment of the present invention.
  • the phase lock circuit PS14 has a phase comparator 1r, a loop filter 2r, a voltage control oscillator 3r, a voltage tracking circuit VT14, a signal input terminal 7r and a signal output terminal 9r.
  • the voltage tracking circuit VT14 comprises a phase comparator 11r, a variable delay generator 12r, a differential amplifier 4r, a filter 5r, an adder 6r and an oscillator 41.
  • the phase comparator 11r, variable delay generator 12r and oscillator 41 define a reference voltage generator.
  • the phase lock circuit PS14 generates a reference voltage in a manner different from that of the phase lock circuit PS7.
  • the delay generator 12f of the phase lock circuit PS7 generates a fixed delay (e.g., a delay corresponding to 90 degrees phase) while the phase lock circuit PS14 uses the variable delay generator 12r (e.g., an infinite phase shifter for generating delays corresponding to 0-360 degrees phase).
  • the quantity of delay in the variable delay generator 12r is periodically controlled by the oscillator 41.
  • the reference voltage generator formed by the phase comparator 11f and delay generator 12f outputs a rectangular wave having its duty ratio of 50% as shown Fig. 12 (1) and (2).
  • the reference voltage generator formed by the phase comparator 11r, variable delay generator 12r and oscillator 41 outputs a rectangular wave having its duty ratio which is randomly variable between 0 and 100%.
  • the variable duty ratio is provided from the fact that the oscillation frequency of the oscillator 41 is determined independently of the frequency (or bit rate) of the input signal 7r, thereby always varying the phase relationship.
  • the output of the reference voltage generator in the phase lock circuit PS14 has its duty ratio which is a randomly variable rectangular wave. High and low appear substantially at the same probability. Therefore, the output of the reference voltage generator will contain DC components substantially equal to those in the case where the duty ratio is fixed at 50% (as in the phase lock circuit PS7). Therefore, the reference voltage generator in the phase lock circuit PS14 can generate the reference voltage V R of the voltage tracking circuit VT14.
  • both the output signals of the phase comparator 11r and phase comparator 1r are in the form of pulse signal, only DC components may be extracted by inserting filters into the respective inputs of the differential amplifier 4r, these DC signals being then inputted into the differential amplifier 4r. In this case, the similar operation can be realized even though high-frequency components have previously be removed as described, since the high-frequency components are finally removed by the filter 5r in the voltage tracking circuit VT14.
  • the reference voltage generator in the phase lock circuit PS14 does not have to adjust the delay in the delay generator (e.g., it adjusts into a fixed delay corresponding to 90 degrees phase). This is advantageous in that the yield strength is stronger against the aged deterioration and environmental variation such as supply voltage variation, temperature change or the like.
  • variable delay generator 12r in the reference voltage generator is an example of variable delay means for delaying the input signal V IN for any time period.
  • the oscillator 41 is an example of oscillation means for oscillating a signal having a predetermined frequency for periodically controlling the delay in said variable delay means.
  • the phase comparator 11r is an example of the second phase comparator which compares the phase of the input signal V IN with the output phase of said variable delay means.
  • Fig. 33 is a block diagram showing a phase lock circuit PS15 that is the fifth embodiment of the present invention.
  • the phase lock circuit PS15 has a phase comparator 1s, a loop filter 2s, a voltage control oscillator 3s, a voltage tracking circuit VT15, a signal input terminal 7s and a signal output terminal 9s.
  • the voltage tracking circuit VT15 comprises a phase comparator 11s, a differential amplifier 4s, a filter 5s, an adder 6s and an oscillator 42.
  • the phase comparator 11s and oscillator 42 define a reference voltage generator.
  • the phase lock circuit PS15 generates a reference voltage in a manner different from that of the phase lock circuit PS14.
  • the phase lock circuit PS14 uses the variable delay generator 12r while the phase lock circuit PS15 does not use any delay generator and is adapted to input the output of the oscillator 42 directly into the phase comparator 11s. Since the oscillation frequency of the oscillator 42 is determined independently of the frequency (or bit rate) of the input signal 7s, the phase comparator 11s will output a rectangular wave having its duty ratio which is randomly variable between 0 and 100%. Since the output of the reference voltage generator in the phase lock circuit PS15 is a rectangular wave having its randomly variable duty ratio, high and low appear substantially at the same probability. Thus, The output will contain DC components substantially equal to those of the case where the duty ratio is fixed at 50% (or phase lock circuit PS7). Therefore, the reference voltage generator of the phase lock circuit PS15 can generate the reference voltage of the voltage tracking circuit VT15.
  • both the output signals of the phase comparator 11s and phase comparator 1s are in the form of pulse signal.
  • only DC components may be extracted by inserting filters into the respective inputs of the differential amplifier 4s, these DC signals being then inputted into the differential amplifier 4s.
  • the reference voltage generator in the phase lock circuit PS15 ideally covers the duty ratio in the output of the phase comparator 11s between 0 and 100%, in addition to provision of a simplified and size-reduced circuitry, in comparison with the reference voltage generator of the phase lock circuit PS14.
  • the probability in which high and low appear can be approached to about 50% with improved accuracy. Therefore, the reference voltage of the voltage tracking circuit VT15 can be generated in a more stable manner.
  • the oscillator 42 is an example of oscillation means for oscillating a signal having a predetermined frequency.
  • the phase comparator 11s is an example of the second phase comparator which compares the phase of the above-mentioned input signal V IN with that of the output signal from said oscillation means.

Claims (20)

  1. Phasenverriegelungsschaltkreis mit einem Signalpfad, mit welchem ein Phasenkomparator (1), ein Schleifenfilter (2) und ein Spannungssteueroszillator (3) in Reihe verbunden sind, wobei der Phasenkomparator (1) ausgebildet ist, die Phase eines Eingangssignals (VIN) mit der Phase in dem Ausgangssignal (VOUT) des Spannungssteueroszillators (3) zu vergleichen und sein Vergleichsergebnis auszugeben, wobei das Schleifenfilter (2) ausgebildet ist, das Ausgangssignal des Phasenkomparators (1) zu empfangen und eine Gleichspannung auszugeben; wobei der Spannungssteueroszillator (3) ausgebildet ist, die Ausgangsoszillationsfrequenz abhängig von der Ausgangsgleichspannung des Schleifenfilters (2) zu steuern, wobei der Phasenverriegelungsschaltkreis ferner eine Spannungsnachfolgeeinrichtung (VT) umfasst zum Hinzufügen (6) zu der Spannung des Signalpfades eines Signals, das bewirkt, dass die Durchschnittsspannung in der Ausgangsspannung des Phasenkomparators (1) mit einer vorbestimmten Referenzspannung (8, VR) zusammenfällt, wodurch die Spannungsnachfolgeeinrichtung (VT) den Verriegelungsbereich in dem Phasenverriegelungsschaltkreis vergrößern kann; wobei der Phasenverriegelungsschaltkreis dadurch gekennzeichnet ist, dass die Spannungsnachfolgeeinrichtung (VT) eine Referenzspannungs-Generatoreinrichtung (8) zum Erzeugen einer Spannung innerhalb des Ausgangsspannungsbereiches des Phasenkomparators (1) umfasst, einen Differentialverstärker (4) zum Ausgeben einer Spannung, die proportional zu einer Differenz zwischen der Ausgangsspannung des Phasenkomparators (1) und der Ausgangsspannung der Referenzspannungs-Generatoreinrichtung (8) ist, einen Spannungssteuerfilter (5) zum Umwandeln der Ausgabe des Differentialverstärkers (4) in eine Gleichspannung, und eine Hinzufügeinrichtung (6) zum Hinzufügen der Ausgabe des Spannungssteuerfilters (5) zu der Ausgangsspannung des Phasenkomparators (1) und zum Liefern des Ergebnisses an das Schleifenfilter (2).
  2. Phasenverriegelungsschaltkreis gemäß Anspruch 1, ferner einen Verriegelungsdetektor (21u) und einen Retraktionsschaltkreis (FS) umfassend, wobei der Verriegelungsdetektor (21) ausgebildet ist, zu beurteilen, ob das Ausgangssignal des Spannungssteueroszillators (3) verriegelt oder unverriegelt bezüglich des Eingangssignals (VIN) ist, und das Beurteilungsergebnis auszugeben, wobei der Retraktionsschaltkreis (FS) ein Signalgenerator ist, der an ein Abtastungssignal angepasst ist, wenn der Verriegelungsdetektor (21) hinsichtlich des unverriegelten Zustands urteilt, und zum Hinzufügen des Abtastungssignals zu der Spannung des Signalpfades.
  3. Phasenverriegelungsschaltkreis gemäß Anspruch 1 oder 2, wobei der Differentialverstärker (4) in der Spannungsnachfolgeeinrichtung einen Differentialintegrator umfasst.
  4. Phasenverriegelungsschaltkreis mit einem Signalpfad, mit welchem ein Phasenkomparator (1), ein Schleifenfilter (2) und ein Spannungssteueroszillator (3) in Reihe verbunden sind, wobei der Phasenkomparator (1) ausgebildet ist, die Phase eines Eingangssignals (VIN) mit der Phase in dem Ausgangssignal des Spannungssteueroszillators (3) zu vergleichen und sein Vergleichsergebnis auszugeben, wobei das Schleifenfilter (2) ausgebildet ist, das Ausgangssignal des Phasenkomparators (1) zu empfangen und eine Gleichspannung auszugeben; wobei der Spannungssteueroszillator (3) ausgebildet ist, die Oszillationsfrequenz für den Ausgang (VOUT) abhängig von der Ausgangsgleichspannung des Schleifenfilters zu steuern, wobei der Phasenverriegelungsschaltkreis ferner eine Spannungsnachfolgeeinrichtung (VT) umfasst zum Hinzufügen zu der Spannung des Signalpfades eines Signals, das bewirkt, dass die Durchschnittsspannung in der Ausgangsspannung des Phasenkomparators (1) mit einer vorbestimmten Referenzspannung (VR) zusammenfällt, wodurch die Spannungsnachfolgeeinrichtung (VT) den Verriegelungsbereich in dem Phasenverriegelungsschaltkreis vergrößern kann; wobei der Phasenverriegelungsschaltkreis dadurch gekennzeichnet ist, dass die Spannungsnachfolgeeinrichtung (VT) eine Referenzspannungs-Generatoreinrichtung (8) zum Erzeugen einer Spannung innerhalb des Ausgangsspannungsbereiches des Phasenkomparators umfasst, einen Differentialintegrator (20) zum Ausgeben einer Spannung, die proportional zu einer Differenz zwischen der Ausgangsspannung des Phasenkomparators (1) und der Ausgangsspannung der Referenzspannungs-Generatoreinrichtung (8) ist, und eine Hinzufügeinrichtung zum Hinzufügen der Ausgabe des Differentialintegrators zu der Ausgangsspannung des Phasenkomparators (1) und zum Ausgeben des Ergebnisses an das Schleifenfilter (2).
  5. Phasenverriegelungsschaltkreis gemäß Anspruch 1 oder 4, wobei die Gleichspannung, die von der Ausgangsspannung des Phasenkomparators (1) durch ein anderes Filter (10) umgewandelt ist, in die Spannungsnachfolgeeinrichtung (VT) eingegeben ist.
  6. Phasenverriegelungsschaltkreis gemäß Anspruch 2, wobei die Gleichspannung, die von der Ausgangsspannung des Phasenkomparators (1) durch das Schleifenfilter (2) umgewandelt ist, in die Spannungsnachfolgeeinrichtung (VT) eingegeben ist.
  7. Phasenverriegelungsschaltkreis gemäß einem der Ansprüche 1, 4 und 5, wobei die Referenzspannungs-Generatoreinrichtung (8) eine Verzögerungseinrichtung (12) umfasst zum Verzögern des Eingangssignals (VIN) für eine vorbestimmte Zeitperiode, und einen zweiten Phasenkomparator (11) zum Empfangen des Eingangssignals (VIN) und der Ausgabe der Verzögerungseinrichtung (12).
  8. Phasenverriegelungsschaltkreis gemäß einem der Ansprüche 2 und 6, wobei die Referenzspannungs-Generatoreinrichtung (8) eine Verzögerungseinrichtung (12) umfasst zum Verzögern des Eingangssignals (VIN) für eine vorbestimmte Zeitperiode, und einen zweiten Phasenkomparator (11) zum Empfangen des Eingangssignals (VIN) und der Ausgabe der Verzögerungseinrichtung (12).
  9. Phasenverriegelungsschaltkreis gemäß einem der Ansprüche 1, 4 und 5, wobei die Referenzspannungs-Generatoreinrichtung (8) eine Verzögerungseinrichtung (12) umfasst zum Verzögern des Ausgangssignals (VOUT) des Spannungssteueroszillators (3) für eine vorbestimmte Zeitperiode, und einen zweiten Phasenkomparator (11) zum Empfangen des Ausgangssignals (VOUT) des Spannungssteueroszillators (3) und des Ausgangssignals der Verzögerungseinrichtung (12).
  10. Phasenverriegelungsschaltkreis gemäß einem der Ansprüche 2 und 6, wobei die Referenzspannungs-Generatoreinrichtung (8) eine Verzögerungseinrichtung (12) umfasst zum Verzögern des Ausgangssignals (VOUT) des Spannungssteueroszillators (3) für eine vorbestimmte Zeitperiode, und einen zweiten Phasenkomparator (11) zum Empfangen des Ausgangssignals (VOUT) des Spannungssteueroszillators (3) und des Ausgangssignals der Verzögerungseinrichtung (12).
  11. Phasenverriegelungsschaltkreis gemäß einem der Ansprüche 1, 4, 5, 7 und 9, wobei die Addition (6) relativ zu der Ausgangsgleichspannung des Schleifenfilters (2) in dem Signalpfad ausgeführt ist.
  12. Phasenverriegelungsschaltkreis gemäß einem der Ansprüche 2, 6, 8 und 10, wobei die Addition (6) relativ zu der Ausgangsgleichspannung des Schleifenfilters (2) in dem Signalpfad ausgeführt ist.
  13. Phasenverriegelungsschaltkreis mit einem Signalpfad, mit welchem ein Phasenkomparator (1), ein Schleifenfilter (2) ein Spannungssteueroszillator (3), ein Verriegelungsdetektor (21) und ein Retraktionsschaltkreis (FS) in Reihe verbunden sind, wobei der Phasenkomparator (1) ausgebildet ist, die Phase eines Eingangssignals (VIN) mit der Phase in dem Ausgangssignal des Spannungssteueroszillators (3) zu vergleichen und sein Vergleichsergebnis auszugeben, wobei das Schleifenfilter (2) ausgebildet ist, das Ausgangssignal des Phasenkomparators (1) zu empfangen und eine Gleichspannung auszugeben; wobei der Spannungssteueroszillator (3) ausgebildet ist, die Oszillationsfrequenz für den Ausgang (VOUT) abhängig von der Ausgangsgleichspannung des Schleifenfilters (2) zu steuern, wobei der Verriegelungsdetektor (21) ausgebildet ist, zu beurteilen, ob das Ausgangssignal (VOUT) des Spannungssteueroszillators (3) verriegelt oder unverriegelt bezüglich des Eingangssignals (VIN) ist, und das Beurteilungsergebnis auszugeben, wobei der Retraktionsschaltkreis (FS) ein Signalgenerator ist, der an ein Abtastungssignal angepasst ist, wenn der Verriegelungsdetektor (21) hinsichtlich des unverriegelten Zustands urteilt, und zum Hinzufügen des Abtastungssignals zu der Spannung des Signalpfades, wobei der Phasenverriegelungsschaltkreis (1) ferner eine Spannungsnachfolgeeinrichtung (VT) umfasst zum Hinzufügen, zu der Spannung des Signalpfades, eines Signals, das bewirkt, dass die Durchschnittsspannung in der Ausgangsspannung des Phasenkomparators (1) mit einer vorbestimmten Referenzspannung (VR) zusammenfällt, wodurch die Spannungsnachfolgeeinrichtung (VT) den Verriegelungsbereich in dem Phasenverriegelungsschaltkreis vergrößern kann; wobei der Phasenverriegelungsschaltkreis dadurch gekennzeichnet ist, dass die Spannungsnachfolgeeinrichtung (VT) eine Referenzspannungs-Generatoreinrichtung (8) zum Erzeugen einer Spannung innerhalb des Ausgangsspannungsbereiches des Phasenkomparators (1) umfasst, eine Spannungsdifferenz-Detektoreinrichtung (40) zum Detektieren einer Potentialdifferenz zwischen der Ausgangsspannung des Phasenkomparators (1) und der Ausgangsspannung der Referenzspannungs-Generatoreinrichtung (8), wenn sie einen vorbestimmten Wert überschreitet, eine Spannungskomparatoreinrichtung (41) zum Detektieren einer Spannungsdifferenz zwischen der Ausgangsspannung des Phasenkomparators (1) und der Ausgangsspannung der Referenzspannungs-Generatoreinrichtung (8), eine Puls-Generatoreinrichtung (23) zum Durchführen einer Oszillation, wenn die Spannungsdifferenz-Detektoreinrichtung (40) detektiert, dass die Potentialdifferenz zwischen der Ausgangsspannung des Phasenkomparators (1) und der Ausgangsspannung der Referenzspannungs-Generatoreinrichtung (8) den vorbestimmten Wert überschreitet, eine Zählereinrichtung (24) zum Zählen der Ausgabe der Puls-Generatoreinrichtung (23), wobei die Richtung des Zählens durch die Ausgabe der Spannungsvergleichseinrichtung (41) gesteuert ist, und eine D/A-Wandlereinrichtung (25) zum Umwandeln des Zählergebnisses von der Zählereinrichtung (24) in eine Spannung.
  14. Phasenverriegelungsschaltkreis gemäß einem der Ansprüche 2, 6, 8, 9, 10 und 12, wobei die Retraktionseinrichtung (FS) eine Schmitt-Trigger-Einrichtung (26) umfasst, eine Integriereinrichtung (27) zum Integrieren der Ausgabespannung der Schmitt-Trigger-Einrichtung (26) und zum Speisen des Integrationsergebnisses zurück zu dem Eingang der Schmitt-Trigger-Einrichtung (26), und eine Spannungshalteeinrichtung (28) zum Ausgeben der Ausgabespannung der Integriereinrichtung (27), wenn die Verriegelungsdetektor-Einrichtung (21) hinsichtlich der Unverriegelung urteilt, und zum Ausgeben einer konstanten Spannung, wenn die Verriegelungsdetektor-Einrichtung (21) hinsichtlich der Verriegelung urteilt.
  15. Phasenverriegelungsschaltkreis gemäß einem der Ansprüche 2, 6, 8, 10 und 12, wobei die Retraktionseinrichtung (FS) eine Schmitt-Trigger-Einrichtung (26) umfasst zum Empfangen der Ausgangsspannung der Spannungsnachfolgeeinrichtung (VT), und eine Schaltkreisumschalteinrichtung (29) zum Speisen der Ausgabe der Schmitt-Trigger-Einrichtung (26) zu der Spannungsnachfolgeeinrichtung (VT), wenn die Verriegelungsdetektor-Einrichtung (21) die Unverriegelung detektiert, und zum Speisen der Ausgabe des Phasenkomparators (1) zu dem Eingang des Phasenkomparators (1) zu dem Eingang der Spannungsnachfolgeeinrichtung (VT), wenn die Verriegelungsdetektor-Einrichtung (21) die Verriegelung detektiert.
  16. Phasenverriegelungsschaltkreis gemäß einem der Ansprüche 2, 6, 8, 10 und 12, wobei mindestens einer der in der Retraktionseinrichtung (FS) enthaltenen Puls-Generatoreinrichtung (23), Zählereinrichtung (24) und D/A-Wandlereinrichtung (25) und der in der Spannungsnachfolgeeinrichtung (VT) enthaltenen Puls-Generatoreinrichtung (23), Zählereinrichtung (24) und D/A-Wandlereinrichtung (25) durch die Retraktionseinrichtung (FS) und die Spannungsnachfolgeeinrichtung (VT) gemeinsam genutzt sind.
  17. Phasenverriegelungsschaltkreis gemäß einem der Ansprüche 1, 4 und 5, wobei die Referenzspannungs-Generatoreinrichtung (8) eine variable Verzögerungseinrichtung (12r) umfasst zum Verzögern von Eingangssignal (VIN) für irgendeine Zeitperiode, eine Oszillationseinrichtung (41) zum Oszillieren eines Signals mit einer vorbestimmten Frequenz, um die Verzögerung in der variablen Verzögerungseinrichtung (12r) periodisch zu steuern, und einen zweiten Phasenkomparator (11r) zum Vergleichen der Phase des Eingangssignals (VIN) mit der Phase in dem Ausgangssignal der variablen Verzögerungseinrichtung (12r).
  18. Phasenverriegelungsschaltkreis gemäß einem der Ansprüche 2 und 7, wobei die Referenzspannungs-Generatoreinrichtung (8) eine variable Verzögerungseinrichtung (12r) umfasst zum Verzögern von Eingangssignal (VIN) für irgendeine Zeitperiode, eine Oszillationseinrichtung (41) zum Oszillieren eines Signals mit einer vorbestimmten Frequenz, um die Verzögerung in der variablen Verzögerungseinrichtung (12r) periodisch zu steuern, und einen zweiten Phasenkomparator (11r) zum Vergleichen der Phase des Eingangssignals (VIN) mit der Phase in dem Ausgangssignal der variablen Verzögerungseinrichtung (12r).
  19. Phasenverriegelungsschaltkreis gemäß einem der Ansprüche 1 und 4, wobei die Referenzspannungs-Generatoreinrichtung (8) eine Oszillationseinrichtung (42) zum Oszillieren eines Signals mit einer vorbestimmten Frequenz umfasst, und einen zweiten Phasenkomparator (11) zum Vergleichen der Phase des Eingangssignals (VIN) mit der Phase in dem Ausgangssignal der Oszillationseinrichtung (42).
  20. Phasenverriegelungsschaltkreis gemäß einem der Ansprüche 2 und 7, wobei die Referenzspannungs-Generatoreinrichtung (8) eine Oszillationseinrichtung (42) zum Oszillieren eines Signals mit einer vorbestimmten Frequenz umfasst, und einen zweiten Phasenkomparator (11) zum Vergleichen der Phase des Eingangssignals (VIN) mit der Phase in dem Ausgangssignal der Oszillationseinrichtung (42).
EP01915659A 2000-03-21 2001-03-21 Phasenregelschleife Expired - Lifetime EP1184987B1 (de)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP2000077934 2000-03-21
JP2000077934 2000-03-21
JP2000201851 2000-07-04
JP2000201851 2000-07-04
PCT/JP2001/002215 WO2001071921A1 (fr) 2000-03-21 2001-03-21 Boucle a phase asservie

Publications (3)

Publication Number Publication Date
EP1184987A1 EP1184987A1 (de) 2002-03-06
EP1184987A4 EP1184987A4 (de) 2004-11-17
EP1184987B1 true EP1184987B1 (de) 2006-06-14

Family

ID=26587936

Family Applications (1)

Application Number Title Priority Date Filing Date
EP01915659A Expired - Lifetime EP1184987B1 (de) 2000-03-21 2001-03-21 Phasenregelschleife

Country Status (3)

Country Link
US (1) US7054403B2 (de)
EP (1) EP1184987B1 (de)
WO (1) WO2001071921A1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1518325A1 (de) 2002-06-28 2005-03-30 Advanced Micro Devices, Inc. Phasenregelschleife mit automatischer frequenzabstimmung
GB2426879C (en) * 2003-12-12 2008-01-21 Qualcomm Inc A phase locked loop that sets gain automatically
ATE507611T1 (de) * 2004-09-29 2011-05-15 St Ericsson Sa Oberwellenerzeugung eines grundfrequenzsystems und verfahren
JP4162648B2 (ja) * 2004-10-12 2008-10-08 独立行政法人科学技術振興機構 ロック検出装置及び光フェーズロックループシステム
KR100990612B1 (ko) * 2006-03-31 2010-10-29 니혼 덴파 고교 가부시끼가이샤 주파수 신시사이저
US7675369B2 (en) * 2006-06-12 2010-03-09 Honeywell International Inc. Frequency hopping oscillator circuit
KR100960118B1 (ko) * 2007-12-17 2010-05-27 한국전자통신연구원 클럭 지터 발생 장치 및 이를 포함하는 시험 장치
US8355478B1 (en) 2009-05-29 2013-01-15 Honeywell International Inc. Circuit for aligning clock to parallel data
JP2011151473A (ja) * 2010-01-19 2011-08-04 Panasonic Corp 角度変調器、送信装置及び無線通信装置
US8619932B2 (en) 2010-09-15 2013-12-31 Mediatek Inc. Signal transmission system with clock signal generator configured for generating clock signal having stepwise/smooth frequency transition and related signal transmission method thereof
JP5573628B2 (ja) * 2010-11-22 2014-08-20 富士通株式会社 位相差検出方法、位相制御方法、位相差検出回路、位相制御回路及び無線電力伝送装置
CN102902393B (zh) * 2011-07-29 2015-11-25 宸鸿光电科技股份有限公司 检测电极阵列控制电路、控制方法及其触控检测系统
CN102915138B (zh) * 2011-08-05 2015-09-09 宸鸿光电科技股份有限公司 感测电极阵列控制电路、控制方法及其触控感测系统
US8598925B1 (en) * 2012-07-16 2013-12-03 Nanowave Technologies Inc. Frequency determination circuit and method
US20220129135A1 (en) * 2019-02-01 2022-04-28 Zhenzhen Royole Technologies Co., Ltd. Touch device and driving method thereof
CN111510115B (zh) * 2020-04-17 2023-05-09 科华数据股份有限公司 基于锁相环的多脉冲波形整流触发电路
US11063598B1 (en) * 2020-10-16 2021-07-13 Himax Imaging Limited Phase-locked loop with a sampling circuit

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS513160A (de) * 1974-06-25 1976-01-12 Matsushita Electric Ind Co Ltd
US4186281A (en) * 1976-10-22 1980-01-29 Victor Company Of Japan, Ltd. Multichannel record disc reproducing apparatus
US4335383A (en) * 1979-02-12 1982-06-15 Kustom Electronics, Inc. Method and apparatus for digitally determining the speed of a target vehicle while the radar platform vehicle is in motion
JPS58144928A (ja) 1982-02-23 1983-08-29 Matsushita Electric Ind Co Ltd 電源制御方式
FR2619978B1 (fr) 1987-08-26 1994-03-25 Tonna Electronique Dispositif comportant une boucle a verrouillage de phase
JPH0732221B2 (ja) 1988-10-06 1995-04-10 日本電気株式会社 集積回路の冷却構造
JP3097080B2 (ja) * 1989-05-26 2000-10-10 ソニー株式会社 位相同期ループ回路
JPH03157018A (ja) * 1989-08-10 1991-07-05 Mitsubishi Electric Corp 周波数シンセサイザ
US5006819A (en) * 1990-05-21 1991-04-09 Archive Corporation Track and hold phase locked loop circuit
US5382922A (en) * 1993-12-23 1995-01-17 International Business Machines Corporation Calibration systems and methods for setting PLL gain characteristics and center frequency
JPH08130468A (ja) * 1994-10-31 1996-05-21 Nec Eng Ltd 位相同期回路
US5719908A (en) * 1995-07-19 1998-02-17 Unisys Corporation Digital/analog bit synchronizer
JP3712141B2 (ja) * 1995-11-10 2005-11-02 株式会社安川電機 位相同期ループ装置
JPH10261956A (ja) * 1997-03-19 1998-09-29 Fujitsu General Ltd クロック生成回路
JPH11149704A (ja) * 1997-11-19 1999-06-02 Sony Corp フェーズロックドループ回路、再生装置、及びフェーズロックドループ回路の引き込み制御方法

Also Published As

Publication number Publication date
EP1184987A1 (de) 2002-03-06
US7054403B2 (en) 2006-05-30
US20020159554A1 (en) 2002-10-31
EP1184987A4 (de) 2004-11-17
WO2001071921A1 (fr) 2001-09-27

Similar Documents

Publication Publication Date Title
EP1184987B1 (de) Phasenregelschleife
KR100283841B1 (ko) 반도체집적회로
US7180377B1 (en) Method and apparatus for a hybrid phase lock loop frequency synthesizer
US7315217B2 (en) Linear phase-locked loop with dual tuning elements
EP1039640B1 (de) PLL Schaltkreis
US6192094B1 (en) Digital phase-frequency detector
US6915081B2 (en) PLL circuit and optical communication reception apparatus
US20070285082A1 (en) Lock Detecting Circuit, Lock Detecting Method
EP1033815A2 (de) PLL-Schaltung
US6940323B2 (en) Phase locked loop circuit with an unlock detection circuit and a switch
US20020051509A1 (en) Phase-locked loop
KR100516802B1 (ko) 공진 모드를 선택하기 위한 선택 회로를 갖는 공진기
JP3690735B2 (ja) 位相同期回路
US6194929B1 (en) Delay locking using multiple control signals
US20090085672A1 (en) Frequency synthesizer
US7598816B2 (en) Phase lock loop circuit with delaying phase frequency comparson output signals
EP1777603A1 (de) Spannung- und Stromversorgung mit Kompensation der Speisespannungschwankungen
KR100534196B1 (ko) 위상 동기 루프
US20030214330A1 (en) Phase-locked loop circuit
US6882230B2 (en) System and method for control parameter re-centering in a controlled phase lock loop system
US20080079504A1 (en) Quadrature voltage controlled oscillator
US7352255B1 (en) Circuit, system, and method for fine tuning crystal frequency accuracy
WO2023247081A1 (en) Phase-locked loop
JP2000341117A (ja) フェーズ・ロックド・ループ回路
KR20240045772A (ko) 위상차 제어회로

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

17P Request for examination filed

Effective date: 20020315

RBV Designated contracting states (corrected)

Designated state(s): FR GB IT

REG Reference to a national code

Ref country code: DE

Ref legal event code: 8566

A4 Supplementary search report drawn up and despatched

Effective date: 20041006

17Q First examination report despatched

Effective date: 20050310

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): FR GB IT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20060614

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20070315

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20080326

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20080328

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20080327

Year of fee payment: 8

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20090321

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20091130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20091123

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090321

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090321