EP1067410A2 - Method for preparing optical waveguide substrate - Google Patents

Method for preparing optical waveguide substrate Download PDF

Info

Publication number
EP1067410A2
EP1067410A2 EP00305758A EP00305758A EP1067410A2 EP 1067410 A2 EP1067410 A2 EP 1067410A2 EP 00305758 A EP00305758 A EP 00305758A EP 00305758 A EP00305758 A EP 00305758A EP 1067410 A2 EP1067410 A2 EP 1067410A2
Authority
EP
European Patent Office
Prior art keywords
substrate
grooves
optical waveguide
core
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP00305758A
Other languages
German (de)
French (fr)
Other versions
EP1067410A3 (en
Inventor
Shinij Adv. Funct. Mat. Res. Center Makikawa
Shigeru Adv. Funct. Mat. Res. Center Konishi
Seiki Adv. Funct. Mat. Res. Center Ejima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shin Etsu Chemical Co Ltd
Original Assignee
Shin Etsu Chemical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Etsu Chemical Co Ltd filed Critical Shin Etsu Chemical Co Ltd
Publication of EP1067410A2 publication Critical patent/EP1067410A2/en
Publication of EP1067410A3 publication Critical patent/EP1067410A3/en
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B6/13Integrated optical circuits characterised by the manufacturing method
    • G02B6/136Integrated optical circuits characterised by the manufacturing method by etching
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B6/122Basic optical elements, e.g. light-guiding paths
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B6/13Integrated optical circuits characterised by the manufacturing method
    • G02B6/132Integrated optical circuits characterised by the manufacturing method by deposition of thin films
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B2006/12035Materials
    • G02B2006/12038Glass (SiO2 based materials)
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B2006/12035Materials
    • G02B2006/12061Silicon

Definitions

  • This invention relates to a method for preparing an optical waveguide substrate having transparent quartz films on the surface and in the interior, exhibiting improved electrical insulation and optical propagation, and suited for use in optical waveguide devices for optical communication.
  • Quartz substrates and silicon substrates are common substrates for use in optical waveguide devices for optical communication.
  • the silicon substrates are typically used in the manufacture of semiconductor integrated circuits and characterized by a good heat conductivity and surface amenability to a variety of processes including etching, oxidation and deposition. They are available in large size and at a low cost.
  • a glass film is formed on a silicon substrate to a thickness of about 10 to 30 ⁇ m by a flame deposition technique.
  • a thermal oxidation method of directly oxidizing a silicon substrate to form a glass film.
  • An under clad layer 2 is first formed on a substrate 1, and a core film 4 is formed thereon.
  • the core film 4 is processed to define a waveguide pattern of protrusions 5, which is designated a core pattern.
  • an upper clad glass film 6 is formed thereon. This process produces a buried optical waveguide. This process is herein designated protrusion process.
  • FIG. 3 Another process of preparing a similar buried waveguide pattern is disclosed in JP-A 10-197737.
  • an under clad layer 2 is formed on a substrate 2, then processed in accordance with a waveguide pattern to define a recess 3.
  • a core film 4 is formed thereon.
  • the core layer 4 is then abraded off until the upper surface of the clad layer 2 is exposed, leaving a core segment 5 as shown in FIG. 3(e).
  • a glass film 6 serving as an upper clad layer is then formed to produce a buried optical waveguide. This process is herein designated depression process.
  • the depression process has advantages over the protrusion process. Since the optical circuit pattern is formed as recesses by etching, the depression process eliminates thinning of the core pattern during etching which can occur in the protrusion process. Since the core is buried in the under clad during formation of the upper clad, the upper clad applies less stresses to the core than in the protrusion process.
  • a flame deposition technique is used to deposit a glass film of about 30 ⁇ m thick. Due to differential thermal expansion between glass and the substrate, a warpage of about 200 ⁇ m can occur on the glass side when the substrate has a diameter of 4 inches. Thereafter, the glass film in warped state is etched to define recesses in accordance with the core pattern. A core film of about 8 ⁇ m thick is deposited and vitrified on the etched surface. The core film is abraded from its upper surface until the core film is separated into segments buried in the recesses. In this process, the formation of the core pattern on the substrate in warped state is followed by the abrasion of the core film.
  • An object of the invention is to provide a new and useful method for effectively preparing an optical waveguide substrate preferably featuring a low loss.
  • the invention provides a method for preparing an optical waveguide substrate, comprising the steps of:
  • the invention has succeeded in fabricating an optical waveguide substrate in which the under clad layer and the core layer are alternately arranged on the same surface of the substrate.
  • the core pattern is not deformed since the core is flanked with the thermally oxidized layer.
  • the thermally oxidized layer is a pure quartz layer which minimizes an insertion loss.
  • the substrate having alternative under clad and core undergoes minimized warp because the under clad layer is formed by thermal oxidation. This facilitates the abrasion step. Furthermore the thermally oxidized layer may extend over the underside of the substrate, further reducing the tendency to warp.
  • the waveguide device produced by the present method is an independent aspect of the invention.
  • FIG. 1 illustrates a series of steps for preparing an optical waveguide substrate according to the invention.
  • FIG. 2 illustrates a series of steps of a prior art method for preparing an optical waveguide substrate.
  • FIG. 3 illustrates a series of steps of another prior art method for preparing an optical waveguide substrate.
  • a first step is to form concave grooves 12 in one surface of the silicon substrate 11 in accordance with a pattern corresponding to the desired core pattern.
  • This step can be effected by photolithography and etching. Dry etching is the typical etching.
  • the spacing between the concave grooves 12 is preferably 20 ⁇ m or less.
  • the recessed substrate is heat treated in an oxidizing atmosphere whereby the substrate surface is oxidized preferably to a depth of at least about 10 ⁇ m as depicted at 13 in FIG. 1(b).
  • This oxidation may be conducted in any of a steam atmosphere, dry oxygen atmosphere, halogen oxidizing atmosphere and nitrogen oxide atmosphere.
  • the atmosphere is pressurized to accelerate the rate of oxidization.
  • oxidation depth is not more than about 30 ⁇ m.
  • the substrate increases in volume, usually by about 50%.
  • the pattern must be set somewhat larger than the core pattern with the increment of expansion foreseen.
  • the side surfaces of the concave grooves are somewhat rough due to reactive ion etching, some flow occurs during subsequent thermal oxidation so that the side surfaces become flattened at the end of thermal oxidation.
  • the recessed substrate as oxidized corresponds to a substrate having a so-called under clad film formed thereon. At this point, the substrate has been oxidized over its entirety including the back surface, which is particularly effective to prevent warp caused by differential thermal expansion between the oxide film and the substrate.
  • a quartz core film 14 which is doped with an impurity such as GeO 2 or TiO 2 so as to have a somewhat higher refractive index is deposited so as to fill the concave grooves 12 therewith.
  • the core film is also thinly deposited on areas other than the grooves, that is, on the surface of the substrate in order to accommodate the volume shrinkage during vitrification.
  • the under clad film used herein is a pure quartz film since it is formed by oxidation of the silicon substrate. This eliminates any concern about the vitrifying temperature of the under clad film when the core film is deposited as mentioned above. No problem arises at a vitrifying temperature of about 1,300°C. There is no risk that the shape of the concave grooves is deformed during vitrification.
  • the surface of the resulting structure is abraded off until the substrate is exposed and a flat surface is defined.
  • any warpage of the substrate is caused only by the core and is as little as about 20 ⁇ m because there is no warp of the under clad layer.
  • abrasion can be conducted by a conventional grinding machine capable of mounting a number of substrates at a time.
  • Chemical mechanical polishing (CMP) is also acceptable. Abrasion is preferably continued until the buried portions of the core film are abraded several microns. This result in a substrate in which the core film segments 14 and the under clad film 13 are present at the same substrate surface.
  • an over clad film 15 is formed on the substrate, for example, to a thickness of about 20 ⁇ m. Since the over clad film is formed on the flat surface, no attention need be paid to the filling of interstices in the core circuit pattern. This allows for the use of low-temperature techniques known to have a poor filling capability such as evaporation, ion plating, and plasma chemical vapor deposition as well as the flame deposition technique which is usually employed.
  • a pattern corresponding to a desired core pattern was formed on a silicon substrate by photolithography and reactive dry etching.
  • the width and depth of concave grooves were set with a volume increment of 50% by oxidative expansion incorporated therein. More specifically, when it was desired to obtain concave grooves of 8 ⁇ m wide and 15 ⁇ m deep, the width and depth of concave grooves were set at 12 ⁇ m and 23 ⁇ m, respectively, in the etching step.
  • the recessed substrate was oxidized at 1,000°C in high pressure steam under 0.5 MPa for about 120 hours.
  • core glass soot is deposited so as to fill the concave grooves therewith.
  • the structure was held in an electric furnace at 1,300°C for 2 hours, obtaining a core layer.
  • GeO 2 or TiO 2 was added to the soot so that the core layer might have a relative index of about 0.3 to 1.5%.
  • the glass film on the substrate surface was abraded off by reactive ion etching or chemical mechanical polishing (commonly employed in semiconductor processes) until both the core layer and the clad layer appeared on the same substrate surface.
  • the substrate before abrasion had a warpage of about 5 ⁇ m which was extremely small as compared with the core film-bearing substrate prepared by a conventional flame deposition technique having a warpage of 200 ⁇ m.
  • glass soot was deposited on the substrate.
  • the structure was held in an electric furnace at 1,250°C for 2 hours, obtaining an over clad layer.
  • B 2 O 3 or P 2 O 5 was added to the soot so that the over clad layer might have a lower refractive index than the core layer.
  • the buried waveguide substrate thus obtained bore the core pattern without distortion and had minimized warp.
  • the over clad layer is a planar layer, it can also be formed by plasma chemical vapor deposition.
  • tetraethoxysilane carried by argon was passed from the positive electrode side at a vacuum of not higher than 1 Pa.
  • a glass film of 20 ⁇ m thick was formed on the substrate. After the glass film was formed, it was annealed at a temperature of 1,000°C or higher. An equivalent buried waveguide substrate was obtained.
  • an optical waveguide substrate featuring little or no distortion of the core pattern. little warp, and a low loss can be produced in a simple manner.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Optical Integrated Circuits (AREA)

Abstract

An optical waveguide substrate is prepared by forming grooves (12) in a silicon substrate (11) in accordance with the pattern of a desired waveguide device, thermally oxidizing the silicon substrate to form a peripheral quartz layer (14) surrounding the grooves, burying in the grooves a doped quartz glass layer having a higher refractive index, abrading the surface of the resulting structure to be flat, and forming on the flat surface a glass layer (15) having a lower refractive index. An optical waveguide substrate featuring no distortion of the core pattern, little warp, and a low loss can be produced in a simple manner.

Description

  • This invention relates to a method for preparing an optical waveguide substrate having transparent quartz films on the surface and in the interior, exhibiting improved electrical insulation and optical propagation, and suited for use in optical waveguide devices for optical communication.
  • BACKGROUND
  • Quartz substrates and silicon substrates are common substrates for use in optical waveguide devices for optical communication. The silicon substrates are typically used in the manufacture of semiconductor integrated circuits and characterized by a good heat conductivity and surface amenability to a variety of processes including etching, oxidation and deposition. They are available in large size and at a low cost.
  • In one prior art known method for preparing a waveguide device, a glass film, known as under clad film, is formed on a silicon substrate to a thickness of about 10 to 30 µm by a flame deposition technique. In addition to the deposition of a glass film on a silicon substrate, there is also known a thermal oxidation method of directly oxidizing a silicon substrate to form a glass film.
  • Referring to FIG. 2, the process of preparing an optical waveguide circuit by the flame deposition technique is described. An under clad layer 2 is first formed on a substrate 1, and a core film 4 is formed thereon. The core film 4 is processed to define a waveguide pattern of protrusions 5, which is designated a core pattern. Thereafter, an upper clad glass film 6 is formed thereon. This process produces a buried optical waveguide. This process is herein designated protrusion process.
  • Another process of preparing a similar buried waveguide pattern is disclosed in JP-A 10-197737. Referring to FIG. 3, an under clad layer 2 is formed on a substrate 2, then processed in accordance with a waveguide pattern to define a recess 3. A core film 4 is formed thereon. The core layer 4 is then abraded off until the upper surface of the clad layer 2 is exposed, leaving a core segment 5 as shown in FIG. 3(e). A glass film 6 serving as an upper clad layer is then formed to produce a buried optical waveguide. This process is herein designated depression process.
  • The depression process has advantages over the protrusion process. Since the optical circuit pattern is formed as recesses by etching, the depression process eliminates thinning of the core pattern during etching which can occur in the protrusion process. Since the core is buried in the under clad during formation of the upper clad, the upper clad applies less stresses to the core than in the protrusion process.
  • For the formation of the under clad in the depression process, a flame deposition technique is used to deposit a glass film of about 30 µm thick. Due to differential thermal expansion between glass and the substrate, a warpage of about 200 µm can occur on the glass side when the substrate has a diameter of 4 inches. Thereafter, the glass film in warped state is etched to define recesses in accordance with the core pattern. A core film of about 8 µm thick is deposited and vitrified on the etched surface. The core film is abraded from its upper surface until the core film is separated into segments buried in the recesses. In this process, the formation of the core pattern on the substrate in warped state is followed by the abrasion of the core film. Unless a suitable countermeasure is taken for correcting the warp, uniform etching and abrasion of the entire wafer is impossible. One common approach is to vacuum chuck the wafer on the back side, but this fails to correct the entire wafer for complete uniformity. The vacuum chuck process requires that wafers be abraded one by one, which is industrially unsatisfactory.
  • An object of the invention is to provide a new and useful method for effectively preparing an optical waveguide substrate preferably featuring a low loss.
  • The invention provides a method for preparing an optical waveguide substrate, comprising the steps of:
  • forming concave grooves in one surface of a silicon substrate in accordance with the pattern of a desired waveguide device,
  • thermally oxidizing the silicon substrate to form a peripheral quartz layer surrounding the grooves,
  • burying in the grooves a doped quartz glass layer having a higher refractive index than the peripheral quartz layer,
  • abrading the surface of the resulting structure to be flat to define higher refractive index quartz glass layer segments in the grooves, and
  • forming on the flat surface a glass layer having a lower refractive index than the quartz glass layer, wherein light propagates through the higher refractive index quartz glass layer segments buried in the grooves.
  • Using thermal oxidation in combination with a recessed substrate, the invention has succeeded in fabricating an optical waveguide substrate in which the under clad layer and the core layer are alternately arranged on the same surface of the substrate. The core pattern is not deformed since the core is flanked with the thermally oxidized layer. Also the thermally oxidized layer is a pure quartz layer which minimizes an insertion loss.
  • The substrate having alternative under clad and core undergoes minimized warp because the under clad layer is formed by thermal oxidation. This facilitates the abrasion step. Furthermore the thermally oxidized layer may extend over the underside of the substrate, further reducing the tendency to warp.
  • The waveguide device produced by the present method is an independent aspect of the invention.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 illustrates a series of steps for preparing an optical waveguide substrate according to the invention.
  • FIG. 2 illustrates a series of steps of a prior art method for preparing an optical waveguide substrate.
  • FIG. 3 illustrates a series of steps of another prior art method for preparing an optical waveguide substrate.
  • DESCRIPTION OF THE PREFERRED EMBODIMENT
  • Referring to FIG. 1, the method for preparing an optical waveguide substrate according to the invention is described. There is furnished a silicon substrate having a pair of opposed flat surfaces. As shown in FIG. 1(a), a first step is to form concave grooves 12 in one surface of the silicon substrate 11 in accordance with a pattern corresponding to the desired core pattern. This step can be effected by photolithography and etching. Dry etching is the typical etching. The spacing between the concave grooves 12 (the spacing between core segments) is preferably 20 µm or less.
  • Then the recessed substrate is heat treated in an oxidizing atmosphere whereby the substrate surface is oxidized preferably to a depth of at least about 10 µm as depicted at 13 in FIG. 1(b). This oxidation may be conducted in any of a steam atmosphere, dry oxygen atmosphere, halogen oxidizing atmosphere and nitrogen oxide atmosphere. Desirably, the atmosphere is pressurized to accelerate the rate of oxidization. Preferably oxidation depth is not more than about 30 µm.
  • As a result of oxidation, the substrate increases in volume, usually by about 50%. When the concave groove pattern is initially formed, the pattern must be set somewhat larger than the core pattern with the increment of expansion foreseen. Although the side surfaces of the concave grooves are somewhat rough due to reactive ion etching, some flow occurs during subsequent thermal oxidation so that the side surfaces become flattened at the end of thermal oxidation.
  • The recessed substrate as oxidized corresponds to a substrate having a so-called under clad film formed thereon. At this point, the substrate has been oxidized over its entirety including the back surface, which is particularly effective to prevent warp caused by differential thermal expansion between the oxide film and the substrate.
  • Next, as shown in FIG. 1(c), a quartz core film 14 which is doped with an impurity such as GeO2 or TiO2 so as to have a somewhat higher refractive index is deposited so as to fill the concave grooves 12 therewith. The core film is also thinly deposited on areas other than the grooves, that is, on the surface of the substrate in order to accommodate the volume shrinkage during vitrification.
  • The under clad film used herein is a pure quartz film since it is formed by oxidation of the silicon substrate. This eliminates any concern about the vitrifying temperature of the under clad film when the core film is deposited as mentioned above. No problem arises at a vitrifying temperature of about 1,300°C. There is no risk that the shape of the concave grooves is deformed during vitrification.
  • Next, as shown in FIG. 1(d), the surface of the resulting structure is abraded off until the substrate is exposed and a flat surface is defined. At this point, any warpage of the substrate is caused only by the core and is as little as about 20 µm because there is no warp of the under clad layer. Accordingly, abrasion can be conducted by a conventional grinding machine capable of mounting a number of substrates at a time. Chemical mechanical polishing (CMP) is also acceptable. Abrasion is preferably continued until the buried portions of the core film are abraded several microns. This result in a substrate in which the core film segments 14 and the under clad film 13 are present at the same substrate surface.
  • Finally, as shown in FIG. 1(e), an over clad film 15 is formed on the substrate, for example, to a thickness of about 20 µm. Since the over clad film is formed on the flat surface, no attention need be paid to the filling of interstices in the core circuit pattern. This allows for the use of low-temperature techniques known to have a poor filling capability such as evaporation, ion plating, and plasma chemical vapor deposition as well as the flame deposition technique which is usually employed.
  • By processing grooves in a silicon substrate in accordance with the core pattern, forming an under clad film by thermal oxidation, forming a core film in the grooves, and flattening the structure, there can be fabricated a buried waveguide substrate in which the under clad film and the core film are on the same substrate surface. This enables the manufacture of an optical circuit part featuring no deformation of the core pattern and little warp, accomplishing a low loss.
  • EXAMPLE
  • Examples of the invention are given below by way of illustration and not by way of limitation.
  • In line with the process illustrated in FIG. 1, a pattern corresponding to a desired core pattern was formed on a silicon substrate by photolithography and reactive dry etching. The width and depth of concave grooves were set with a volume increment of 50% by oxidative expansion incorporated therein. More specifically, when it was desired to obtain concave grooves of 8 µm wide and 15 µm deep, the width and depth of concave grooves were set at 12 µm and 23 µm, respectively, in the etching step. Next, the recessed substrate was oxidized at 1,000°C in high pressure steam under 0.5 MPa for about 120 hours. Volume expansion took place at this point whereby the concave grooves were constricted to a width of 8 µm and a depth of 15 µm. If the spacing between adjacent concave grooves is less than 15 µm, the oxide films on two adjacent groove side surfaces become contiguous, which eliminates any problem when the invention is applied to a circuit for optical coupling.
  • Next, by a flame deposition technique, core glass soot is deposited so as to fill the concave grooves therewith. The structure was held in an electric furnace at 1,300°C for 2 hours, obtaining a core layer. GeO2 or TiO2 was added to the soot so that the core layer might have a relative index of about 0.3 to 1.5%.
  • Next, the glass film on the substrate surface was abraded off by reactive ion etching or chemical mechanical polishing (commonly employed in semiconductor processes) until both the core layer and the clad layer appeared on the same substrate surface. The substrate before abrasion had a warpage of about 5 µm which was extremely small as compared with the core film-bearing substrate prepared by a conventional flame deposition technique having a warpage of 200 µm.
  • Finally, by a flame deposition technique, glass soot was deposited on the substrate. The structure was held in an electric furnace at 1,250°C for 2 hours, obtaining an over clad layer. B2O3 or P2O5 was added to the soot so that the over clad layer might have a lower refractive index than the core layer.
  • The buried waveguide substrate thus obtained bore the core pattern without distortion and had minimized warp.
  • Note that the over clad layer is a planar layer, it can also be formed by plasma chemical vapor deposition. With the substrate grounded and a high frequency of 13.56 MHz applied, tetraethoxysilane carried by argon was passed from the positive electrode side at a vacuum of not higher than 1 Pa. After 2 hours, a glass film of 20 µm thick was formed on the substrate. After the glass film was formed, it was annealed at a temperature of 1,000°C or higher. An equivalent buried waveguide substrate was obtained.
  • By the techniques disclosed herein, an optical waveguide substrate featuring little or no distortion of the core pattern. little warp, and a low loss can be produced in a simple manner.
  • Japanese Patent Application No. 11-193593 is incorporated herein by reference.
  • Although some preferred embodiments have been described, many modifications and variations may be made thereto in light of the above teachings. It is therefore to be understood that the invention may be practiced otherwise than as specifically described in the embodiments.

Claims (2)

  1. A method for preparing an optical waveguide substrate, comprising the steps of:
    forming grooves (12) in a surface of a silicon substrate (11) in accordance with the pattern of a desired waveguide device:
    thermally oxidizing the silicon substrate (11) to form thereon a surface quartz layer (13) at the grooves (12);
    filling the grooves with a doped quartz glass layer (14) having a higher refractive index than the surface quartz layer (13);
    removing material at the surface of the resulting structure to provide a flat surface with segments of the higher refractive index quartz glass layer (14) in the grooves (12), and
    forming on the flat surface a glass layer (15) having a lower refractive index than the quartz glass layer (14) to bury the doped quartz glass layer segments in the grooves (12) so that light can propagate through them.
  2. An optical waveguide substrate produced by a method according to claim 1, or an optical waveguide apparatus or device comprising such a substrate.
EP00305758A 1999-07-07 2000-07-07 Method for preparing optical waveguide substrate Withdrawn EP1067410A3 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP19359399 1999-07-07
JP11193593A JP2001021744A (en) 1999-07-07 1999-07-07 Manufacture of optical waveguide substrate

Publications (2)

Publication Number Publication Date
EP1067410A2 true EP1067410A2 (en) 2001-01-10
EP1067410A3 EP1067410A3 (en) 2001-01-17

Family

ID=16310549

Family Applications (1)

Application Number Title Priority Date Filing Date
EP00305758A Withdrawn EP1067410A3 (en) 1999-07-07 2000-07-07 Method for preparing optical waveguide substrate

Country Status (3)

Country Link
US (1) US6615614B1 (en)
EP (1) EP1067410A3 (en)
JP (1) JP2001021744A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1343199A2 (en) * 2002-03-06 2003-09-10 Applied Materials, Inc. Techniques for plasma etching silicon-germanium
WO2003100483A2 (en) * 2002-05-29 2003-12-04 Hoya Corporation Functional optical devices and methods for producing them
EP1632798A3 (en) * 2001-04-30 2007-12-19 Raytheon Company Apparatus for separating and/or combining optical signals, and methods of making and operating it

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7039288B2 (en) * 2001-03-21 2006-05-02 Intel Corporation Fabrication of optical waveguides for reduction of minimum waveguide spacing
JP2003021741A (en) * 2001-07-06 2003-01-24 Hitachi Cable Ltd Manufacturing method for optical waveguide
US7469558B2 (en) * 2001-07-10 2008-12-30 Springworks, Llc As-deposited planar optical waveguides with low scattering loss and methods for their manufacture
US6884327B2 (en) * 2002-03-16 2005-04-26 Tao Pan Mode size converter for a planar waveguide
US7378356B2 (en) 2002-03-16 2008-05-27 Springworks, Llc Biased pulse DC reactive sputtering of oxide films
US8021778B2 (en) 2002-08-09 2011-09-20 Infinite Power Solutions, Inc. Electrochemical apparatus with barrier layer protected substrate
US8431264B2 (en) 2002-08-09 2013-04-30 Infinite Power Solutions, Inc. Hybrid thin-film battery
US8445130B2 (en) 2002-08-09 2013-05-21 Infinite Power Solutions, Inc. Hybrid thin-film battery
US9793523B2 (en) 2002-08-09 2017-10-17 Sapurast Research Llc Electrochemical apparatus with barrier layer protected substrate
US8404376B2 (en) 2002-08-09 2013-03-26 Infinite Power Solutions, Inc. Metal film encapsulation
US20070264564A1 (en) 2006-03-16 2007-11-15 Infinite Power Solutions, Inc. Thin film battery on an integrated circuit or circuit board and method thereof
US8236443B2 (en) 2002-08-09 2012-08-07 Infinite Power Solutions, Inc. Metal film encapsulation
US8394522B2 (en) 2002-08-09 2013-03-12 Infinite Power Solutions, Inc. Robust metal film encapsulation
US7826702B2 (en) 2002-08-27 2010-11-02 Springworks, Llc Optically coupling into highly uniform waveguides
JP4161745B2 (en) * 2003-03-06 2008-10-08 株式会社デンソー Optical element and manufacturing method thereof
US8728285B2 (en) 2003-05-23 2014-05-20 Demaray, Llc Transparent conductive oxides
JP2005275302A (en) * 2004-03-26 2005-10-06 Sumitomo Electric Ind Ltd Method for manufacturing optical waveguide
KR101021536B1 (en) 2004-12-08 2011-03-16 섬모픽스, 인코포레이티드 Deposition of ??????
US7959769B2 (en) 2004-12-08 2011-06-14 Infinite Power Solutions, Inc. Deposition of LiCoO2
US7838133B2 (en) 2005-09-02 2010-11-23 Springworks, Llc Deposition of perovskite and other compound ceramic films for dielectric applications
JP4830415B2 (en) * 2005-09-12 2011-12-07 株式会社デンソー Optical device and manufacturing method thereof
JP2010505044A (en) 2006-09-29 2010-02-18 インフィニット パワー ソリューションズ, インコーポレイテッド Material constraints for masking flexible substrates and depositing battery layers on flexible substrates
US8197781B2 (en) 2006-11-07 2012-06-12 Infinite Power Solutions, Inc. Sputtering target of Li3PO4 and method for producing same
EP2225406A4 (en) 2007-12-21 2012-12-05 Infinite Power Solutions Inc Method for sputter targets for electrolyte films
US8268488B2 (en) 2007-12-21 2012-09-18 Infinite Power Solutions, Inc. Thin film electrolyte for thin film batteries
US8518581B2 (en) 2008-01-11 2013-08-27 Inifinite Power Solutions, Inc. Thin film encapsulation for thin film batteries and other devices
KR100927769B1 (en) * 2008-03-12 2009-11-20 삼성전기주식회사 Printed circuit board for optical waveguide and manufacturing method thereof
JP5595377B2 (en) 2008-04-02 2014-09-24 インフィニット パワー ソリューションズ, インコーポレイテッド Control and protection of passive over and under voltage for energy storage devices associated with energy intake
EP2319101B1 (en) 2008-08-11 2015-11-04 Sapurast Research LLC Energy device with integral collector surface for electromagnetic energy harvesting and method thereof
CN102150185B (en) 2008-09-12 2014-05-28 无穷动力解决方案股份有限公司 Energy device with integral conductive surface for data communication via electromagnetic energy and method thereof
WO2010042594A1 (en) 2008-10-08 2010-04-15 Infinite Power Solutions, Inc. Environmentally-powered wireless sensor module
KR101192230B1 (en) 2008-12-05 2012-10-16 한국전자통신연구원 Methods of optical waveguide
JP5492998B2 (en) 2009-09-01 2014-05-14 インフィニット パワー ソリューションズ, インコーポレイテッド Printed circuit board with built-in thin film battery
KR101361058B1 (en) 2009-12-09 2014-02-12 한국전자통신연구원 Methods of forming semiconductor devices including optical devices
CN102947976B (en) 2010-06-07 2018-03-16 萨普拉斯特研究有限责任公司 Chargeable, highdensity electrochemical apparatus
JP2015092329A (en) * 2013-10-04 2015-05-14 日東電工株式会社 Input device
CN110320600B (en) * 2019-06-17 2021-03-16 中国科学院微电子研究所 Optical waveguide and manufacturing method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5642204A (en) * 1979-09-14 1981-04-20 Fujitsu Ltd Production of photocircuit
US5431775A (en) * 1994-07-29 1995-07-11 Eastman Kodak Company Method of forming optical light guides through silicon
JPH10197737A (en) * 1997-01-09 1998-07-31 Nippon Telegr & Teleph Corp <Ntt> Production of optical waveguide circuit

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5370839A (en) * 1976-12-07 1978-06-23 Fujitsu Ltd Production of optical wave guide circuit
US4582390A (en) * 1982-01-05 1986-04-15 At&T Bell Laboratories Dielectric optical waveguide and technique for fabricating same
JPS60156014A (en) * 1983-12-27 1985-08-16 Omron Tateisi Electronics Co Production of flush type optical waveguide device
JPH08709B2 (en) 1988-10-12 1996-01-10 信越石英株式会社 Quartz glass base material for light transmitting body, method for manufacturing the same, and light transmitting body formed using the base material
DE69015453T3 (en) 1989-06-09 2001-10-11 Heraeus Quarzglas Gmbh & Co. Kg Optical parts and blanks made of synthetic silicon dioxide glass and process for their production.
JP3064857B2 (en) 1995-03-28 2000-07-12 株式会社ニコン Optical member for optical lithography and method for producing synthetic quartz glass
JP2964941B2 (en) * 1996-01-12 1999-10-18 日本電気株式会社 Manufacturing method and mounting structure of optical device
US6112002A (en) * 1996-11-29 2000-08-29 Fujitsu Limited Optical coupler optically coupling a light beam of a semiconductor laser source with a single mode optical waveguide or fiber

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5642204A (en) * 1979-09-14 1981-04-20 Fujitsu Ltd Production of photocircuit
US5431775A (en) * 1994-07-29 1995-07-11 Eastman Kodak Company Method of forming optical light guides through silicon
JPH10197737A (en) * 1997-01-09 1998-07-31 Nippon Telegr & Teleph Corp <Ntt> Production of optical waveguide circuit

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 005, no. 100 (P-068), 27 June 1981 (1981-06-27) -& JP 56 042204 A (FUJITSU LTD), 20 April 1981 (1981-04-20) *
PATENT ABSTRACTS OF JAPAN vol. 1998, no. 12, 31 October 1998 (1998-10-31) -& JP 10 197737 A (NIPPON TELEGR &TELEPH CORP <NTT>), 31 July 1998 (1998-07-31) *

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1632798A3 (en) * 2001-04-30 2007-12-19 Raytheon Company Apparatus for separating and/or combining optical signals, and methods of making and operating it
EP1343199A2 (en) * 2002-03-06 2003-09-10 Applied Materials, Inc. Techniques for plasma etching silicon-germanium
EP1343199A3 (en) * 2002-03-06 2005-11-16 Applied Materials, Inc. Techniques for plasma etching silicon-germanium
WO2003100483A2 (en) * 2002-05-29 2003-12-04 Hoya Corporation Functional optical devices and methods for producing them
WO2003100483A3 (en) * 2002-05-29 2004-04-08 Hoya Corp Functional optical devices and methods for producing them
US7194176B2 (en) 2002-05-29 2007-03-20 Hoya Corporation Functional optical devices and methods for producing them

Also Published As

Publication number Publication date
EP1067410A3 (en) 2001-01-17
JP2001021744A (en) 2001-01-26
US6615614B1 (en) 2003-09-09

Similar Documents

Publication Publication Date Title
US6615614B1 (en) Method for preparing optical waveguide substrate
US5885881A (en) Planar wave guide cladding
JP2957169B2 (en) Method for forming device isolation layer of semiconductor device
US8383489B2 (en) SOI wafer and method for forming the same
KR100567022B1 (en) Method for forming isolation layer of semiconductor device using trench technology
GB2206445A (en) Method of manufacturing dielectrically isolated integrated circuits and circuit elements
KR100261018B1 (en) Method for forming trench isolation of semiconductor device
US6258726B1 (en) Method of forming isolation film for semiconductor devices
JPH0845882A (en) Manufacture of semiconductor device
Hines et al. Patterning of wave guides in LiNbO 3 using ion beam etching and reactive ion beam etching
KR100439749B1 (en) Method for fabricating optical waveguide on fused silica substrates using inductively coupled plasma etcher
CN1233033C (en) Method for reducing stress of isolated component to active zone and etching effect
US4606936A (en) Stress free dielectric isolation technology
US20050211664A1 (en) Method of forming optical waveguides in a semiconductor substrate
EP1073107A2 (en) Preparation of a silicon substrate
JPS59191354A (en) Manufacture of semiconductor device
US20220179151A1 (en) Optical waveguide and manufacturing method thereof
JPH11214368A (en) Wafer planarizing method and its device
JP2606679B2 (en) Manufacturing method of optical waveguide
KR20000002925A (en) Trench isolation structure for semiconductor device and production method thereof
KR20040008876A (en) planar light waveguide and method thereof
KR100277362B1 (en) Optical waveguide forming method having dummy layer and optical waveguide by the method
KR100430582B1 (en) Method for manufacturing semiconductor device
KR20020047478A (en) Fabricating method of optical waveguide using inductively coupled plasma etcher
JP2001066450A (en) Method for production of glass waveguide

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

AX Request for extension of the european patent

Free format text: AL;LT;LV;MK;RO;SI

17P Request for examination filed

Effective date: 20010503

AKX Designation fees paid

Free format text: DE FR GB

17Q First examination report despatched

Effective date: 20050603

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20070201