US5431775A - Method of forming optical light guides through silicon - Google Patents

Method of forming optical light guides through silicon Download PDF

Info

Publication number
US5431775A
US5431775A US08/282,677 US28267794A US5431775A US 5431775 A US5431775 A US 5431775A US 28267794 A US28267794 A US 28267794A US 5431775 A US5431775 A US 5431775A
Authority
US
United States
Prior art keywords
layer
silicon oxide
silicon
set forth
silicon substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/282,677
Inventor
Eric T. Prince
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Eastman Kodak Co
Original Assignee
Eastman Kodak Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Eastman Kodak Co filed Critical Eastman Kodak Co
Priority to US08/282,677 priority Critical patent/US5431775A/en
Assigned to EASTMAN KODAK COMPANY reassignment EASTMAN KODAK COMPANY ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PRINCE, ERIC T.
Application granted granted Critical
Publication of US5431775A publication Critical patent/US5431775A/en
Assigned to CITICORP NORTH AMERICA, INC., AS AGENT reassignment CITICORP NORTH AMERICA, INC., AS AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: EASTMAN KODAK COMPANY, PAKON, INC.
Assigned to WILMINGTON TRUST, NATIONAL ASSOCIATION, AS AGENT reassignment WILMINGTON TRUST, NATIONAL ASSOCIATION, AS AGENT PATENT SECURITY AGREEMENT Assignors: EASTMAN KODAK COMPANY, PAKON, INC.
Assigned to BARCLAYS BANK PLC, AS ADMINISTRATIVE AGENT reassignment BARCLAYS BANK PLC, AS ADMINISTRATIVE AGENT INTELLECTUAL PROPERTY SECURITY AGREEMENT (SECOND LIEN) Assignors: CREO MANUFACTURING AMERICA LLC, EASTMAN KODAK COMPANY, FAR EAST DEVELOPMENT LTD., FPC INC., KODAK (NEAR EAST), INC., KODAK AMERICAS, LTD., KODAK AVIATION LEASING LLC, KODAK IMAGING NETWORK, INC., KODAK PHILIPPINES, LTD., KODAK PORTUGUESA LIMITED, KODAK REALTY, INC., LASER-PACIFIC MEDIA CORPORATION, NPEC INC., PAKON, INC., QUALEX INC.
Assigned to BANK OF AMERICA N.A., AS AGENT reassignment BANK OF AMERICA N.A., AS AGENT INTELLECTUAL PROPERTY SECURITY AGREEMENT (ABL) Assignors: CREO MANUFACTURING AMERICA LLC, EASTMAN KODAK COMPANY, FAR EAST DEVELOPMENT LTD., FPC INC., KODAK (NEAR EAST), INC., KODAK AMERICAS, LTD., KODAK AVIATION LEASING LLC, KODAK IMAGING NETWORK, INC., KODAK PHILIPPINES, LTD., KODAK PORTUGUESA LIMITED, KODAK REALTY, INC., LASER-PACIFIC MEDIA CORPORATION, NPEC INC., PAKON, INC., QUALEX INC.
Assigned to JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE reassignment JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE INTELLECTUAL PROPERTY SECURITY AGREEMENT (FIRST LIEN) Assignors: CREO MANUFACTURING AMERICA LLC, EASTMAN KODAK COMPANY, FAR EAST DEVELOPMENT LTD., FPC INC., KODAK (NEAR EAST), INC., KODAK AMERICAS, LTD., KODAK AVIATION LEASING LLC, KODAK IMAGING NETWORK, INC., KODAK PHILIPPINES, LTD., KODAK PORTUGUESA LIMITED, KODAK REALTY, INC., LASER-PACIFIC MEDIA CORPORATION, NPEC INC., PAKON, INC., QUALEX INC.
Assigned to PAKON, INC., EASTMAN KODAK COMPANY reassignment PAKON, INC. RELEASE OF SECURITY INTEREST IN PATENTS Assignors: CITICORP NORTH AMERICA, INC., AS SENIOR DIP AGENT, WILMINGTON TRUST, NATIONAL ASSOCIATION, AS JUNIOR DIP AGENT
Anticipated expiration legal-status Critical
Assigned to EASTMAN KODAK COMPANY reassignment EASTMAN KODAK COMPANY RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: BARCLAYS BANK PLC
Assigned to QUALEX, INC., EASTMAN KODAK COMPANY, CREO MANUFACTURING AMERICA LLC, KODAK AVIATION LEASING LLC, PAKON, INC., KODAK AMERICAS, LTD., LASER PACIFIC MEDIA CORPORATION, FPC, INC., FAR EAST DEVELOPMENT LTD., KODAK PHILIPPINES, LTD., KODAK REALTY, INC., KODAK (NEAR EAST), INC., KODAK PORTUGUESA LIMITED, NPEC, INC., KODAK IMAGING NETWORK, INC. reassignment QUALEX, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: JP MORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Assigned to QUALEX INC., NPEC INC., KODAK (NEAR EAST) INC., KODAK REALTY INC., KODAK PHILIPPINES LTD., LASER PACIFIC MEDIA CORPORATION, FAR EAST DEVELOPMENT LTD., FPC INC., EASTMAN KODAK COMPANY, KODAK AMERICAS LTD. reassignment QUALEX INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: BARCLAYS BANK PLC
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B6/13Integrated optical circuits characterised by the manufacturing method
    • G02B6/136Integrated optical circuits characterised by the manufacturing method by etching
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B6/122Basic optical elements, e.g. light-guiding paths
    • G02B6/1221Basic optical elements, e.g. light-guiding paths made from organic materials
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B2006/12035Materials
    • G02B2006/12038Glass (SiO2 based materials)
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B2006/12035Materials
    • G02B2006/12061Silicon

Definitions

  • This invention relates a method of forming optical light guides through silicon.
  • Optical light guides are well known for their use in applications requiring low-loss transmission of optical radiation through regions of heterogeneous media.
  • light incident on one end of a guide within a range of allowed acceptance angles, is captured by the guide, transmitted through the guide, and emitted from the guide (opposite end) within the same range of allowed angles (entrance and exit faces being similar).
  • a light guide is composed of a central core surrounded by a layer, commonly referred to as a cladding layer, whose refractive index is less than that of the core and whose function prevents light leakage from the guide during propagation.
  • the numerical aperture (NA) of a light guide with discrete indices of refraction for both core (n1) and cladding layers (n2) is defined as the sine of the half maximum angle of acceptance ( ⁇ ) of light into the guide:
  • optical fibers of high bandwidth are prime examples of optical light guides. Numerous applications for such guides exist, however, which do not require transmission of optical radiation over great distances.
  • non-fiber based light guides are used often to direct light over short distances (millimeters to centimeters) to active (e.g. electro-optic, acousto-optic, magneto-optic) elements for modulation, switching, filtering, signal processing, detection, etc.
  • active e.g. electro-optic, acousto-optic, magneto-optic
  • optical fibers of short length are used in a number of applications to guide light from one or more sources to a single plane of illumination.
  • Fiber optic faceplates i.e. collections of optical fibers, fused, cut normal to their length and polished into plates, are examples of elements used in these areas to guide light from one surface to another while preserving spatial information over two-dimensions.
  • Discrete sources of light coupled by optical fibers to an image or illumination plane will no longer be sufficient to satisfy needs and demand will grow for arrays of electro-optic emitters or optical light modulators on planar substrates formed via microlithography and thin film processing.
  • Silicon is an attractive substrate for such devices in that it can incorporate much of the electronic circuitry required to control the devices. Silicon is also readily available in sizes which exceed 8" in diameter and many facilities exist with equipment dedicated for its processing. Silicon is not, however, transparent to light in the visible and ultraviolet regions of the optical spectrum. Light emitted from devices formed on silicon in one of these regions must, to be useful, propagate above the silicon surface. Often, however, due to the need for opaque encapsulents or opaque, top surface electrical contacts such light propagation cannot occur.
  • This object is achieved in a method of forming optical light guides through silicon, comprising the steps of:
  • this invention permits the use of silicon for certain applications which would otherwise utilize fiber optic faceplates. Although the transmission of light through a guide in silicon is typically lower than through a guide in a fiber optic faceplate, crosstalk between adjacent guides (through the visible and ultraviolet portions of the optical spectrum) due to stray light, which is common in the fiber optic faceplate, does not occur in silicon.
  • the invention permits also the use of silicon as a substrate for microfabricated arrays of electro-optic emitters when arrays of this type incorporate opaque encapsulents and/or opaque, top electrodes. Furthermore, the invention permits the use of silicon as a substrate with both through-substrate light guides and incorporated semiconductor devices.
  • FIGS. 1a-1j are sectional views illustrating steps in a preferred method in accordance with this invention for forming optical light guides through a silicon substrate.
  • the method described in this specification represents a process for forming optical light guides through silicon. It is known to those skilled in the art that the (110) plane of silicon can be etched rapidly and anisotropically in solutions of KOH and water. An etch to a depth up to 600 ⁇ m in the ⁇ 110> direction can, in fact, be obtained with an undercut of only about 1 ⁇ m in the ⁇ 111> (lateral) directions using a KOH (35% by weight) in H 2 O etch at 80° C. (see K. E. Bean, IEEE Trans. Electron Devices, ED-25(10), 1185 (1978)).
  • the etch rate in the ⁇ 110> direction is about 0.8 ⁇ m/min whereas that for SiO 2 (the desired etch mask) is only about 30 ⁇ /min.
  • the method begins with silicon wafers, polished both sides, having a (110) surface orientation to form a silicon substrate 5.
  • the wafers are exposed first to an oxidizing ambient at elevated temperature using techniques common to those skilled in the art to provide a layer of silicon oxide (SiO 2 ) thermally grown 30 on both the first 20 and second 10 surfaces of the silicon substrate 5 (FIG. 1a).
  • layers of silicon oxide (SiO 2 ) deposited by Chemical Vapor Deposition (CVD) or other suitable technique can be used on these surfaces in lieu of the layer of silicon oxide thermally grown.
  • the layer of silicon oxide 30 on the first surface 20 of the silicon wafers is next coated with a layer 40 of amorphous carbon or other suitable material (FIG. 1b). This layer is applied to protect the layer of silicon oxide 30 on the first surface 20 from attack during a subsequent wet etch in KOH/H 2 O.
  • the layer of silicon oxide 30 on the second surface 10 is coated with a photoresist 50 and patterned using conventional photolithographic process techniques to open up windows 52 to the silicon oxide (FIG. 1c).
  • Crystallography requires that these windows 52 have a rectangular cross-section.
  • the straight horizontal lines as viewed from a top view (not shown) which form the sides of windows 52 in the photoresist must align parallel to the ⁇ 111> planes of silicon in the wafers.
  • the ⁇ 111> planes are orthogonal and intersect the (110) surface vertically.
  • Pixel dimensions of ca. 60 ⁇ m ⁇ 60 ⁇ m with an 84.6 ⁇ m pixel to pixel separation are suitable to achieve 300 dots per inch (DPI) for print/display applications.
  • DPI dots per inch
  • the portion of the silicon oxide layer 30 exposed through these windows on the second surface 10 is removed to the silicon substrate 5 by reactive ion etching (RIE) in a suitable gas mixture (e.g., CF 4 /H 2 , CHF 3 /C 2 F 6 , CHF 3 /CO 2 ) or by wet etching in a solution of buffered hydrofluoric acid (BHF) (FIG. 1d).
  • RIE reactive ion etching
  • BHF buffered hydrofluoric acid
  • the remaining photoresist 50 is removed using an appropriate liquid remover or an oxygen plasma (O 2 plasma etch) (FIG. 1e).
  • O 2 plasma etch oxygen plasma
  • the wafers are subjected to a wet etch in KOH (35% by weight)/H 2 O at 80° C.
  • KOH 35% by weight
  • H 2 O hydrogen plasma
  • the portion of the silicon substrate 5 exposed in the window areas 52 of the silicon oxide layer 30 on the second surface 10 is removed anisotropically to form holes 60 through the silicon substrate to the underlying layer of silicon oxide 30 on the first surface 20 (FIG. 1f).
  • the patterned layer of silicon oxide 30 on the second surface 10 serves as the mask for this etch.
  • the layer 40 (over the silicon oxide layer 30 on the first surface 20), if other than amorphous carbon, is next removed by suitable means (FIG. 1g).
  • Amorphous carbon when used, does not need a separate removal step. It is oxidized and removed during the following step as the wafers are exposed to conditions, i.e., elevated temperature and oxidizing ambient, well known to those skilled in the art, to form a layer of silicon oxide (SiO 2 ) thermally grown 70, on the walls of the holes 60 through the silicon substrate 5 (FIG. 1h). Further processing, when desired, to add additional device structures, i.e. electro-optic emitters, light modulators, electronics, etc., proceeds.
  • additional device structures i.e. electro-optic emitters, light modulators, electronics, etc.
  • the holes 60 in the silicon substrate are filled to form filled holes 80 with a material 90 having both low optical loss and a refractive index exceeding that of SiO 2 at the wavelength(s) of use (FIG. 1i).
  • a material 90 having both low optical loss and a refractive index exceeding that of SiO 2 at the wavelength(s) of use (FIG. 1i).
  • Both thermal and UV cure optical grade polymers are quite suitable for this application.
  • the polymers are applied under vacuum to prevent trapping of air in the holes.
  • excess polymer (or excess of the material used in place of the polymer) 90 on the silicon oxide layer 30 covering second surface 10 is removed by suitable means, e.g., mechanical polishing (FIG. 1j).
  • a filler (core) material 90 having a refractive index of 1.56 and a thermally grown SiO 2 (cladding layer) 70 having a refractive index of 1.46 light guides through silicon have an acceptance angle near 67° and a numerical aperture (NA) of about 0.55. Cross talk between adjacent guides due to stray light does not occur through the visible and ultraviolet regions of the spectrum as all stray light is absorbed by the silicon.
  • NA numerical aperture

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Optical Couplings Of Light Guides (AREA)

Abstract

A method of forming optical light guides through silicon is disclosed wherein such light guides extend from a first (or front) surface along a preferred crystallographic direction to a second (or back) surface.

Description

FIELD OF INVENTION
This invention relates a method of forming optical light guides through silicon.
BACKGROUND OF THE INVENTION
Optical light guides are well known for their use in applications requiring low-loss transmission of optical radiation through regions of heterogeneous media. In optical light guides, light incident on one end of a guide, within a range of allowed acceptance angles, is captured by the guide, transmitted through the guide, and emitted from the guide (opposite end) within the same range of allowed angles (entrance and exit faces being similar). A light guide is composed of a central core surrounded by a layer, commonly referred to as a cladding layer, whose refractive index is less than that of the core and whose function prevents light leakage from the guide during propagation. The numerical aperture (NA) of a light guide with discrete indices of refraction for both core (n1) and cladding layers (n2) is defined as the sine of the half maximum angle of acceptance (σ) of light into the guide:
NA=sin σ=(n1.sup.2 -n2.sup.2).sup.1/2
The larger the NA of a guide, the larger is its acceptance angle.
Optical fibers of high bandwidth, as used today by the communications industry to transmit light over great distances, are prime examples of optical light guides. Numerous applications for such guides exist, however, which do not require transmission of optical radiation over great distances. In the field of integrated optics, for example, non-fiber based light guides are used often to direct light over short distances (millimeters to centimeters) to active (e.g. electro-optic, acousto-optic, magneto-optic) elements for modulation, switching, filtering, signal processing, detection, etc. In areas of printing and image display, optical fibers of short length are used in a number of applications to guide light from one or more sources to a single plane of illumination. Fiber optic faceplates, i.e. collections of optical fibers, fused, cut normal to their length and polished into plates, are examples of elements used in these areas to guide light from one surface to another while preserving spatial information over two-dimensions.
As technology develops for capturing images of greater and greater resolution, corresponding technologies must also develop to enable the printing and display of such images. Print heads and image displays with an increased density of pixels, i.e., print or picture elements, will most certainly be required. Discrete sources of light coupled by optical fibers to an image or illumination plane will no longer be sufficient to satisfy needs and demand will grow for arrays of electro-optic emitters or optical light modulators on planar substrates formed via microlithography and thin film processing. Silicon is an attractive substrate for such devices in that it can incorporate much of the electronic circuitry required to control the devices. Silicon is also readily available in sizes which exceed 8" in diameter and many facilities exist with equipment dedicated for its processing. Silicon is not, however, transparent to light in the visible and ultraviolet regions of the optical spectrum. Light emitted from devices formed on silicon in one of these regions must, to be useful, propagate above the silicon surface. Often, however, due to the need for opaque encapsulents or opaque, top surface electrical contacts such light propagation cannot occur.
SUMMARY OF THE INVENTION
It is an object of the present invention to form optical light guides through silicon wherein such light guides extend from a first (or front) surface along a preferred crystallographic direction to a second (or back) surface.
This object is achieved in a method of forming optical light guides through silicon, comprising the steps of:
a) forming a layer of silicon oxide (SiO2) on both first and second surfaces of a silicon substrate of proper crystallographic orientation;
b) covering the layer of silicon oxide on the first surface with a material resistant to attack by a selected etchant;
c) patterning the layer of silicon oxide on the second surface to provide openings to the silicon substrate;
d) anisotropically etching the silicon substrate with the selected etchant, through the openings in the layer of silicon oxide, to form holes passing through the silicon substrate to the layer of silicon oxide which covers the first surface;
e) removing the material resistant to attack by the selected etchant covering the layer of silicon oxide on the first surface;
f) forming, at elevated temperature, a layer of silicon oxide (SiO2) thermally grown on the walls of the holes in the silicon substrate;
g) filling the holes with a material having both low optical loss and a refractive index exceeding that of silicon oxide at the wavelength(s) of use; and
h) removing excess of the material used to fill the holes from the silicon oxide layer covering the second surface.
By using this invention light can be collected on a first (or front) surface of a silicon substrate and transmitted through the silicon substrate to a second (or back) surface. This invention permits the use of silicon for certain applications which would otherwise utilize fiber optic faceplates. Although the transmission of light through a guide in silicon is typically lower than through a guide in a fiber optic faceplate, crosstalk between adjacent guides (through the visible and ultraviolet portions of the optical spectrum) due to stray light, which is common in the fiber optic faceplate, does not occur in silicon. The invention permits also the use of silicon as a substrate for microfabricated arrays of electro-optic emitters when arrays of this type incorporate opaque encapsulents and/or opaque, top electrodes. Furthermore, the invention permits the use of silicon as a substrate with both through-substrate light guides and incorporated semiconductor devices.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1a-1j are sectional views illustrating steps in a preferred method in accordance with this invention for forming optical light guides through a silicon substrate.
DETAILED DESCRIPTION OF THE INVENTION
The method described in this specification represents a process for forming optical light guides through silicon. It is known to those skilled in the art that the (110) plane of silicon can be etched rapidly and anisotropically in solutions of KOH and water. An etch to a depth up to 600 μm in the <110> direction can, in fact, be obtained with an undercut of only about 1 μm in the <111> (lateral) directions using a KOH (35% by weight) in H2 O etch at 80° C. (see K. E. Bean, IEEE Trans. Electron Devices, ED-25(10), 1185 (1978)). The etch rate in the <110> direction is about 0.8 μm/min whereas that for SiO2 (the desired etch mask) is only about 30 Å/min. The method begins with silicon wafers, polished both sides, having a (110) surface orientation to form a silicon substrate 5. The wafers are exposed first to an oxidizing ambient at elevated temperature using techniques common to those skilled in the art to provide a layer of silicon oxide (SiO2) thermally grown 30 on both the first 20 and second 10 surfaces of the silicon substrate 5 (FIG. 1a). Unless prevented by stress/adhesion considerations, layers of silicon oxide (SiO2) deposited by Chemical Vapor Deposition (CVD) or other suitable technique can be used on these surfaces in lieu of the layer of silicon oxide thermally grown. The layer of silicon oxide 30 on the first surface 20 of the silicon wafers is next coated with a layer 40 of amorphous carbon or other suitable material (FIG. 1b). This layer is applied to protect the layer of silicon oxide 30 on the first surface 20 from attack during a subsequent wet etch in KOH/H2 O. The layer of silicon oxide 30 on the second surface 10 is coated with a photoresist 50 and patterned using conventional photolithographic process techniques to open up windows 52 to the silicon oxide (FIG. 1c). Crystallography requires that these windows 52 have a rectangular cross-section. The straight horizontal lines as viewed from a top view (not shown) which form the sides of windows 52 in the photoresist must align parallel to the <111> planes of silicon in the wafers. The <111> planes are orthogonal and intersect the (110) surface vertically. Pixel dimensions of ca. 60 μm×60 μm with an 84.6 μm pixel to pixel separation are suitable to achieve 300 dots per inch (DPI) for print/display applications. The portion of the silicon oxide layer 30 exposed through these windows on the second surface 10 is removed to the silicon substrate 5 by reactive ion etching (RIE) in a suitable gas mixture (e.g., CF4 /H2, CHF3 /C2 F6, CHF3 /CO2) or by wet etching in a solution of buffered hydrofluoric acid (BHF) (FIG. 1d). The thickness of the photoresist 50 required to withstand this etch, i.e., serve as a suitable etch mask, is dependent on the etch process selected, the thickness of the oxide layer, and the selectivity of the etch process. (RIE does not undercut the photoresist mask and is therefore preferred). The remaining photoresist 50 is removed using an appropriate liquid remover or an oxygen plasma (O2 plasma etch) (FIG. 1e). Next, the wafers are subjected to a wet etch in KOH (35% by weight)/H2 O at 80° C. The portion of the silicon substrate 5 exposed in the window areas 52 of the silicon oxide layer 30 on the second surface 10 is removed anisotropically to form holes 60 through the silicon substrate to the underlying layer of silicon oxide 30 on the first surface 20 (FIG. 1f). The patterned layer of silicon oxide 30 on the second surface 10 serves as the mask for this etch. Roughly 2 μm of this oxide will withstand an etch through 0.021" of silicon (the nominal thickness of a 4" diameter silicon wafer) in the KOH/H2 O etch solution. The silicon oxide layer 30 on the first surface 20 under the layer of amorphous carbon 40 remains protected and undamaged throughout this etch. (Provided the etch does not proceed significantly longer than required to etch through the silicon substrate, there is little attack of this silicon oxide layer 30 by the etchant.) It should be noted that the minimum ratio; cross-sectional area of the holes relative to the thickness of the silicon oxide layer on the first surface, is limited for each application by stability considerations. The layer 40 (over the silicon oxide layer 30 on the first surface 20), if other than amorphous carbon, is next removed by suitable means (FIG. 1g). Amorphous carbon, when used, does not need a separate removal step. It is oxidized and removed during the following step as the wafers are exposed to conditions, i.e., elevated temperature and oxidizing ambient, well known to those skilled in the art, to form a layer of silicon oxide (SiO2) thermally grown 70, on the walls of the holes 60 through the silicon substrate 5 (FIG. 1h). Further processing, when desired, to add additional device structures, i.e. electro-optic emitters, light modulators, electronics, etc., proceeds.
When this processing is complete, the holes 60 in the silicon substrate are filled to form filled holes 80 with a material 90 having both low optical loss and a refractive index exceeding that of SiO2 at the wavelength(s) of use (FIG. 1i). Both thermal and UV cure optical grade polymers are quite suitable for this application. The polymers are applied under vacuum to prevent trapping of air in the holes. Following the cure procedure recommended by the manufacturer excess polymer (or excess of the material used in place of the polymer) 90 on the silicon oxide layer 30 covering second surface 10 is removed by suitable means, e.g., mechanical polishing (FIG. 1j).
For a filler (core) material 90 having a refractive index of 1.56 and a thermally grown SiO2 (cladding layer) 70 having a refractive index of 1.46, light guides through silicon have an acceptance angle near 67° and a numerical aperture (NA) of about 0.55. Cross talk between adjacent guides due to stray light does not occur through the visible and ultraviolet regions of the spectrum as all stray light is absorbed by the silicon. For a Lambertian source (i.e. a uniformly diffusing, light emitting surface) located above one of these guides the collection efficiency of light into the guide is related to its numerical aperture (NA). The higher the NA of the guide, the higher is its collection efficiency. The transmission of light through one of these guides of rectangular cross-section is reduced, however, by as much as a factor of two relative to the transmission of light through a fiber of circular cross-section. Rays which account for roughly half of the light transmitted through a fiber of circular cross-section when illuminated by a Lambertian source, known as skew rays, do not all transmit through a guide of rectangular cross-section (see L. Levy, "Applied Optics," John Wiley & Sons, New York, 1980, Appendix 13.2).
The invention has been described in detail with particular reference to a certain preferred embodiment thereof, but it will be understood that variations and modifications can be effected within the spirit and scope of the invention.
______________________________________                                    
PARTS LIST                                                                
______________________________________                                    
 5       silicon substrate                                                
10       second surface                                                   
20       first surface                                                    
30       silicon oxide layer                                              
40       layer of amorphous carbon or other suitable                      
         material                                                         
50       photoresist                                                      
52       windows in photoresist layer 50 transferred by                   
         RIE into silicon oxide layer 30                                  
60       hole(s) in silicon substrate                                     
70       layer of silicon oxide thermally grown                           
80       hole(s) 60 filled with material 90                               
90       material (polymer or other suitable) used to                     
         fill hole(s) 60                                                  
______________________________________                                    

Claims (11)

I claim:
1. A method of forming optical light guides through silicon, comprising the steps of:
a) forming a layer of silicon oxide (SiO2) on both first and second surfaces of a silicon substrate of a crystallographic orientation proper for subsequent anisotropic etching;
b) covering the layer of silicon oxide on the first surface with a material resistant to attack by a first etchant;
c) patterning the layer of silicon oxide on the second surface to provide openings to the silicon substrate;
d) anisotropically etching the silicon substrate with the first etchant, through the openings in the layer of silicon oxide, to form holes passing through the silicon substrate to the layer of silicon oxide which covers the first surface;
e) removing the material resistant to attack by the first etchant covering the layer of silicon oxide on the first surface;
f) forming, at elevated temperature, a layer of silicon oxide (SiO2) thermally grown on the walls of the holes in the silicon substrate;
g) filling the holes with a material suitable as the optical light guide; and
h) removing excess of the material used to fill the holes from the silicon oxide layer covering the second surface.
2. The method set forth in claim 1 wherein the layer of silicon oxide (SiO2) on the first and second surfaces of the silicon substrate is thermally grown.
3. The method set forth in claim 1 wherein the layer of silicon oxide (SiO2) on the first and second surfaces of the silicon substrate is deposited by Chemical Vapor Deposition (CVD).
4. The method set forth in claim 1 wherein the material applied over the layer of silicon oxide on the first surface to resist attack by the first etchant is amorphous carbon.
5. The method set forth in claim 1 wherein the layer of silicon oxide on the second surface is patterned by Reactive Ion Etching (RIE) using photoresist as an etch mask.
6. The method set forth in claim 1 wherein the layer of silicon oxide on the second surface is patterned in a solution of Buffered Hydrofluoric Acid (BHF) using photoresist as an etch mask.
7. The method set forth in claim 1 wherein the first etchant used to etch holes anisotropically through the silicon substrate is comprised of KOH and H2 O.
8. The method set forth in claim 7 wherein the first etchant used to etch holes anisotropically through the silicon substrate is comprised of KOH, 35% by weight, and H2 O.
9. The method set forth in claim 1 wherein the material used to fill the holes etched through the silicon substrate suitable as the optical light guide is an organic compound or mixture.
10. The method set forth in claim 9 wherein the organic compound or mixture is a thermal or UV cure optical grade polymer.
11. The method set forth in claim 1 wherein excess of the material used to fill the holes on the silicon oxide layer covering the second surface is removed by mechanical polishing.
US08/282,677 1994-07-29 1994-07-29 Method of forming optical light guides through silicon Expired - Lifetime US5431775A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/282,677 US5431775A (en) 1994-07-29 1994-07-29 Method of forming optical light guides through silicon

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/282,677 US5431775A (en) 1994-07-29 1994-07-29 Method of forming optical light guides through silicon

Publications (1)

Publication Number Publication Date
US5431775A true US5431775A (en) 1995-07-11

Family

ID=23082631

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/282,677 Expired - Lifetime US5431775A (en) 1994-07-29 1994-07-29 Method of forming optical light guides through silicon

Country Status (1)

Country Link
US (1) US5431775A (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1067410A2 (en) * 1999-07-07 2001-01-10 Shin-Etsu Chemical Co., Ltd. Method for preparing optical waveguide substrate
EP1209493A1 (en) * 2000-11-24 2002-05-29 Shin-Etsu Chemical Co., Ltd. An optical waveguide and a method for producing it
US20030118310A1 (en) * 2000-10-26 2003-06-26 Steinberg Dan A. Variable width waveguide for mode-matching and method for making
US20030197186A1 (en) * 1998-02-26 2003-10-23 Micron Technology, Inc. Integrated circuits using optical waveguide interconnects formed through a semiconductor wafer and methods for forming same
US6723577B1 (en) * 1998-02-26 2004-04-20 Micron Technology, Inc. Method of forming an optical fiber interconnect through a semiconductor wafer
US20040240794A1 (en) * 2001-11-08 2004-12-02 Heiks Noel A Optical fiber right angle transition
US20050211664A1 (en) * 2001-09-19 2005-09-29 Applied Materials, Inc. Method of forming optical waveguides in a semiconductor substrate
US20060098913A1 (en) * 2003-05-16 2006-05-11 Kerr Roger S Apparatus and method for forming an optical converter
US20070047869A1 (en) * 2005-08-29 2007-03-01 Shih-Ping Hsu Semiconductor device integrated with opto-electric component and method for fabricating the same
US10074721B2 (en) 2016-09-22 2018-09-11 Infineon Technologies Ag Method of fabricating a semiconductor wafer that includes producing a planarised surface having both a mesa surface and an insulating layer surface
US10134603B2 (en) * 2016-09-22 2018-11-20 Infineon Technologies Ag Method of planarising a surface

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4919749A (en) * 1989-05-26 1990-04-24 Nanostructures, Inc. Method for making high resolution silicon shadow masks
US5308442A (en) * 1993-01-25 1994-05-03 Hewlett-Packard Company Anisotropically etched ink fill slots in silicon

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4919749A (en) * 1989-05-26 1990-04-24 Nanostructures, Inc. Method for making high resolution silicon shadow masks
US5308442A (en) * 1993-01-25 1994-05-03 Hewlett-Packard Company Anisotropically etched ink fill slots in silicon

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
K. E. Bean, "Anisotropic Etching of Silicon" IEEE Trans. Electron Devices, ED-25(10), 1185 (1978).
K. E. Bean, Anisotropic Etching of Silicon IEEE Trans. Electron Devices, ED 25(10), 1185 (1978). *
L. Levy, "Applied Optics," John Wiley & Sons, New York, 1980, Appendix 13.2, pp. 231-233.
L. Levy, Applied Optics, John Wiley & Sons, New York, 1980, Appendix 13.2, pp. 231 233. *

Cited By (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7547954B2 (en) 1998-02-26 2009-06-16 Micron Technology, Inc. Electronic systems using optical waveguide interconnects formed through a semiconductor wafer
US20040156578A1 (en) * 1998-02-26 2004-08-12 Micron Technology, Inc. Integrated circuits using optical fiber interconnects formed through a semiconductor wafer
US7164156B2 (en) 1998-02-26 2007-01-16 Micron Technology, Inc. Electronic systems using optical waveguide interconnects formed throught a semiconductor wafer
US20060131684A1 (en) * 1998-02-26 2006-06-22 Micron Technology, Inc. Integrated circuits using optical waveguide interconnects formed through a semiconductor wafer and methods for forming same
US20070114543A1 (en) * 1998-02-26 2007-05-24 Micron Technology, Inc. Electronic systems using optical waveguide interconnects formed through a semiconductor wafer
US6723577B1 (en) * 1998-02-26 2004-04-20 Micron Technology, Inc. Method of forming an optical fiber interconnect through a semiconductor wafer
US6995441B2 (en) 1998-02-26 2006-02-07 Micron Technology, Inc. Integrated circuits using optical waveguide interconnects formed through a semiconductor wafer and methods for forming same
US6777715B1 (en) 1998-02-26 2004-08-17 Micron Technology, Inc. Integrated circuits using optical waveguide interconnects formed through a semiconductor wafer and methods for forming same
US20030197186A1 (en) * 1998-02-26 2003-10-23 Micron Technology, Inc. Integrated circuits using optical waveguide interconnects formed through a semiconductor wafer and methods for forming same
US6995443B2 (en) * 1998-02-26 2006-02-07 Micron Technology, Inc. Integrated circuits using optical fiber interconnects formed through a semiconductor wafer
EP1067410A3 (en) * 1999-07-07 2001-01-17 Shin-Etsu Chemical Co., Ltd. Method for preparing optical waveguide substrate
EP1067410A2 (en) * 1999-07-07 2001-01-10 Shin-Etsu Chemical Co., Ltd. Method for preparing optical waveguide substrate
US20030118310A1 (en) * 2000-10-26 2003-06-26 Steinberg Dan A. Variable width waveguide for mode-matching and method for making
US7068870B2 (en) 2000-10-26 2006-06-27 Shipley Company, L.L.C. Variable width waveguide for mode-matching and method for making
EP1209493A1 (en) * 2000-11-24 2002-05-29 Shin-Etsu Chemical Co., Ltd. An optical waveguide and a method for producing it
US20050211664A1 (en) * 2001-09-19 2005-09-29 Applied Materials, Inc. Method of forming optical waveguides in a semiconductor substrate
US7410304B2 (en) 2001-11-08 2008-08-12 Rohm And Haas Electronic Materials Llc Optical fiber right angle transition
US20040240794A1 (en) * 2001-11-08 2004-12-02 Heiks Noel A Optical fiber right angle transition
US20060098913A1 (en) * 2003-05-16 2006-05-11 Kerr Roger S Apparatus and method for forming an optical converter
US7548676B2 (en) 2003-05-16 2009-06-16 Eastman Kodak Company Apparatus and method for forming an optical converter
US20070047869A1 (en) * 2005-08-29 2007-03-01 Shih-Ping Hsu Semiconductor device integrated with opto-electric component and method for fabricating the same
US7450793B2 (en) * 2005-08-29 2008-11-11 Phoenix Precision Technology Corporation Semiconductor device integrated with opto-electric component and method for fabricating the same
US10074721B2 (en) 2016-09-22 2018-09-11 Infineon Technologies Ag Method of fabricating a semiconductor wafer that includes producing a planarised surface having both a mesa surface and an insulating layer surface
US10134603B2 (en) * 2016-09-22 2018-11-20 Infineon Technologies Ag Method of planarising a surface
US10403724B2 (en) 2016-09-22 2019-09-03 Infineon Technologies Ag Semiconductor wafer

Similar Documents

Publication Publication Date Title
US5431775A (en) Method of forming optical light guides through silicon
US20020191916A1 (en) Vertical waveguide tapers for optical coupling between optical fibers and thin silicon waveguides
KR100277695B1 (en) Method for manufacturing a substrate for hybrid optical integrated circuit using S-O optical waveguide
TW413735B (en) Method of making optical interconnects with hybrid construction
US5579424A (en) Arrangement for an optical coupling of a fiber to a planar optical waveguide and a method of forming the arrangement
Fischbeck et al. Novel design concept for single-mode polymer waveguides
US20070116398A1 (en) HIGH SPEED AND LOW LOSS GeSi/Si ELECTRO-ABSORPTION LIGHT MODULATOR AND METHOD OF FABRICATION USING SELECTIVE GROWTH
US20060263027A1 (en) Resonator for thermo optic device
US10330864B2 (en) Construction of integrated mode transformers
US20030052082A1 (en) Method of forming optical waveguides in a semiconductor substrate
WO2023092291A1 (en) Method for etching optical waveguide structure in chip, and chip and optical communication device
EP0903596B1 (en) Method of forming integrated optical circuit planar waveguide turning mirrors
US6921490B1 (en) Optical component having waveguides extending from a common region
US20020031711A1 (en) Multi-level lithography masks
CN104380158A (en) Optical coupling system and method for fabricating the same
EP1248960B1 (en) A multilayer integrated optical device and a method of fabrication thereof
Moosburger et al. Passive alignment of single-mode fibers to integrated polymer waveguide structures utilizing a single-mask process
JP2752851B2 (en) Manufacturing method of optical waveguide
US5903697A (en) Optical waveguide, method of making the same and integrated optical device
CN117438380A (en) Enhanced bonding between III-V materials and oxide materials
US20210311256A1 (en) Device coupon and method of fabrication thereof
JP2002156538A (en) Optical waveguide device and its manufacturing method
CN112558222A (en) Method for manufacturing end-face coupler
Bulmer et al. Fabrication of flip-chip optical couplers between single-mode fibers and LiNbO 3 channel waveguides
KR100394019B1 (en) method for production of optical communication type coupler element

Legal Events

Date Code Title Description
AS Assignment

Owner name: EASTMAN KODAK COMPANY, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PRINCE, ERIC T.;REEL/FRAME:007105/0431

Effective date: 19940729

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: CITICORP NORTH AMERICA, INC., AS AGENT, NEW YORK

Free format text: SECURITY INTEREST;ASSIGNORS:EASTMAN KODAK COMPANY;PAKON, INC.;REEL/FRAME:028201/0420

Effective date: 20120215

AS Assignment

Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, AS AGENT, MINNESOTA

Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:EASTMAN KODAK COMPANY;PAKON, INC.;REEL/FRAME:030122/0235

Effective date: 20130322

Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, AS AGENT,

Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:EASTMAN KODAK COMPANY;PAKON, INC.;REEL/FRAME:030122/0235

Effective date: 20130322

AS Assignment

Owner name: BARCLAYS BANK PLC, AS ADMINISTRATIVE AGENT, NEW YORK

Free format text: INTELLECTUAL PROPERTY SECURITY AGREEMENT (SECOND LIEN);ASSIGNORS:EASTMAN KODAK COMPANY;FAR EAST DEVELOPMENT LTD.;FPC INC.;AND OTHERS;REEL/FRAME:031159/0001

Effective date: 20130903

Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE, DELAWARE

Free format text: INTELLECTUAL PROPERTY SECURITY AGREEMENT (FIRST LIEN);ASSIGNORS:EASTMAN KODAK COMPANY;FAR EAST DEVELOPMENT LTD.;FPC INC.;AND OTHERS;REEL/FRAME:031158/0001

Effective date: 20130903

Owner name: PAKON, INC., NEW YORK

Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNORS:CITICORP NORTH AMERICA, INC., AS SENIOR DIP AGENT;WILMINGTON TRUST, NATIONAL ASSOCIATION, AS JUNIOR DIP AGENT;REEL/FRAME:031157/0451

Effective date: 20130903

Owner name: EASTMAN KODAK COMPANY, NEW YORK

Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNORS:CITICORP NORTH AMERICA, INC., AS SENIOR DIP AGENT;WILMINGTON TRUST, NATIONAL ASSOCIATION, AS JUNIOR DIP AGENT;REEL/FRAME:031157/0451

Effective date: 20130903

Owner name: BARCLAYS BANK PLC, AS ADMINISTRATIVE AGENT, NEW YO

Free format text: INTELLECTUAL PROPERTY SECURITY AGREEMENT (SECOND LIEN);ASSIGNORS:EASTMAN KODAK COMPANY;FAR EAST DEVELOPMENT LTD.;FPC INC.;AND OTHERS;REEL/FRAME:031159/0001

Effective date: 20130903

Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE, DELA

Free format text: INTELLECTUAL PROPERTY SECURITY AGREEMENT (FIRST LIEN);ASSIGNORS:EASTMAN KODAK COMPANY;FAR EAST DEVELOPMENT LTD.;FPC INC.;AND OTHERS;REEL/FRAME:031158/0001

Effective date: 20130903

Owner name: BANK OF AMERICA N.A., AS AGENT, MASSACHUSETTS

Free format text: INTELLECTUAL PROPERTY SECURITY AGREEMENT (ABL);ASSIGNORS:EASTMAN KODAK COMPANY;FAR EAST DEVELOPMENT LTD.;FPC INC.;AND OTHERS;REEL/FRAME:031162/0117

Effective date: 20130903

AS Assignment

Owner name: EASTMAN KODAK COMPANY, NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:041656/0531

Effective date: 20170202

AS Assignment

Owner name: KODAK AVIATION LEASING LLC, NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JP MORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:049814/0001

Effective date: 20190617

Owner name: KODAK (NEAR EAST), INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JP MORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:049814/0001

Effective date: 20190617

Owner name: QUALEX, INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JP MORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:049814/0001

Effective date: 20190617

Owner name: CREO MANUFACTURING AMERICA LLC, NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JP MORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:049814/0001

Effective date: 20190617

Owner name: KODAK PORTUGUESA LIMITED, NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JP MORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:049814/0001

Effective date: 20190617

Owner name: FAR EAST DEVELOPMENT LTD., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JP MORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:049814/0001

Effective date: 20190617

Owner name: FPC, INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JP MORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:049814/0001

Effective date: 20190617

Owner name: KODAK PHILIPPINES, LTD., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JP MORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:049814/0001

Effective date: 20190617

Owner name: NPEC, INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JP MORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:049814/0001

Effective date: 20190617

Owner name: KODAK REALTY, INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JP MORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:049814/0001

Effective date: 20190617

Owner name: KODAK AMERICAS, LTD., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JP MORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:049814/0001

Effective date: 20190617

Owner name: EASTMAN KODAK COMPANY, NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JP MORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:049814/0001

Effective date: 20190617

Owner name: PAKON, INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JP MORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:049814/0001

Effective date: 20190617

Owner name: LASER PACIFIC MEDIA CORPORATION, NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JP MORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:049814/0001

Effective date: 20190617

Owner name: KODAK IMAGING NETWORK, INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JP MORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:049814/0001

Effective date: 20190617

AS Assignment

Owner name: KODAK (NEAR EAST) INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:052773/0001

Effective date: 20170202

Owner name: QUALEX INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:052773/0001

Effective date: 20170202

Owner name: EASTMAN KODAK COMPANY, NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:052773/0001

Effective date: 20170202

Owner name: FAR EAST DEVELOPMENT LTD., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:052773/0001

Effective date: 20170202

Owner name: NPEC INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:052773/0001

Effective date: 20170202

Owner name: FPC INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:052773/0001

Effective date: 20170202

Owner name: KODAK AMERICAS LTD., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:052773/0001

Effective date: 20170202

Owner name: KODAK REALTY INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:052773/0001

Effective date: 20170202

Owner name: KODAK PHILIPPINES LTD., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:052773/0001

Effective date: 20170202

Owner name: LASER PACIFIC MEDIA CORPORATION, NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:052773/0001

Effective date: 20170202