EP0978042A2 - Procede pour transferer un systeme d'exploitation dans des installations informatiques - Google Patents

Procede pour transferer un systeme d'exploitation dans des installations informatiques

Info

Publication number
EP0978042A2
EP0978042A2 EP98931931A EP98931931A EP0978042A2 EP 0978042 A2 EP0978042 A2 EP 0978042A2 EP 98931931 A EP98931931 A EP 98931931A EP 98931931 A EP98931931 A EP 98931931A EP 0978042 A2 EP0978042 A2 EP 0978042A2
Authority
EP
European Patent Office
Prior art keywords
addresses
operating system
target hardware
reserved
hardware
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP98931931A
Other languages
German (de)
English (en)
Inventor
Alfred Isele
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Technology Solutions GmbH
Original Assignee
Wincor Nixdorf International GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wincor Nixdorf International GmbH filed Critical Wincor Nixdorf International GmbH
Publication of EP0978042A2 publication Critical patent/EP0978042A2/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/109—Address translation for multiple virtual address spaces, e.g. segmentation

Definitions

  • the invention relates to a method for data processing systems for controlling the transmission of an operating system for original hardware that supports a real addressing mode to target hardware that processes only virtual addresses.
  • microprocessors in mainframe computer systems e.g. B. in IBM / 390 systems, differentiate in the addressing of the main memory between a "real" and a "virtual" addressing mode.
  • real mode the entire main memory available to the operating system can be addressed directly and independently of the process. This is e.g. B. required when booting the system, interrupt handling and communication with the input / output processors.
  • processors e.g. B. RISC processors R4000 from MIPS
  • memory addressing takes place at least in part via so-called “virtual” addresses which (usually with the aid of conversion tables) are mapped to physical memory addresses. This mapping is often dependent on the process currently running on the system.
  • FIG. 1 shows a schematic illustration to explain the address assignments and FIG. 2 shows an associated mapping diagram
  • FIG. 1 shows the schematic representation of the main memory HS1 of an original hardware Ml in the left part of the figure and the main memory HS2 of a target hardware M2 in the right part of the figure, PSA denoting the address space of the physical memory and DAR the superimposed real address space for the original hardware Ml.
  • the latter is also the start address of the operating system OS1 to be ported with the addresses EV1 for accepting exceptional conditions.
  • the address space for the operating system OSl extends to the address Bl-1, and the address Bl is z.
  • the start addresses EV2 for accepting the exception bindings at the beginning of the address space PSA for the physical memory are provided with a separate control Program GSP coupled, which forms a bridge to the porting operating system 0S2 so that it can react to the exceptional conditions of the M2 system.
  • the scope of the separate control program GSP depends, among other things, on the configuration of the target hardware M2, so that the start of the address space available to the operating system in physical memory cannot be determined from the outset.
  • FIG 2 illustrates this relationship.
  • the reserved address space RADR with real addressing is shown along the abscissa axis and the address space PSA for the physical memory along the ordinate axis.
  • the real address space corresponds to 0 to B2-A2 for the ported
  • Operating system OS2 with the physical address space A2 is B2. The same applies to the ported user program AWP2.
  • one of the virtual address spaces is reserved for the real addressing mode.
  • the currently valid address space identifier shows which addressing mode applies, and the control for address management and translation as well as for the reloading processes can react accordingly.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

Ce procédé permet l'utilisation d'un système d'exploitation (OS1), destiné à un matériel source (M1) supportant un mode d'adressage réel, sur un matériel cible (M2) supportant uniquement un mode d'adressage virtuel, tout en maintenant l'adressage de la mémoire principale qui est indépendant de la configuration et du processus. A cet effet, un des espaces adresse virtuels pour l'adressage, indépendant du processus, de la mémoire principale (HS2) est réservé et, conformément au mode d'adressage réel, est utilisé sur le matériel source (ME2). Un programme de commande séparé (GSP) situé en aval permet au système d'exploitation transféré (OS2) de réagir à des conditions exceptionnelles (EV2) du matériel cible (M2), et les adresses réelles du système d'exploitation à transférer sont imagées, dans l'espace adresse réservé, sur des adresses libres de la mémoire physique qui ne sont pas occupées par le programme de commande séparé (GSP).
EP98931931A 1997-04-23 1998-04-16 Procede pour transferer un systeme d'exploitation dans des installations informatiques Withdrawn EP0978042A2 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE19717102A DE19717102A1 (de) 1997-04-23 1997-04-23 Verfahren zur Übertragung eines Betriebssystems in Datenverarbeitungsanlagen
DE19717102 1997-04-23
PCT/DE1998/001071 WO1998048355A2 (fr) 1997-04-23 1998-04-16 Procede pour transferer un systeme d'exploitation dans des installations informatiques

Publications (1)

Publication Number Publication Date
EP0978042A2 true EP0978042A2 (fr) 2000-02-09

Family

ID=7827471

Family Applications (1)

Application Number Title Priority Date Filing Date
EP98931931A Withdrawn EP0978042A2 (fr) 1997-04-23 1998-04-16 Procede pour transferer un systeme d'exploitation dans des installations informatiques

Country Status (4)

Country Link
EP (1) EP0978042A2 (fr)
JP (1) JP2000513128A (fr)
DE (1) DE19717102A1 (fr)
WO (1) WO1998048355A2 (fr)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58102380A (ja) * 1981-12-11 1983-06-17 Hitachi Ltd 仮想記憶管理方法
US5038281A (en) * 1986-09-19 1991-08-06 International Business Machines Corporation Acceleration of system interrupts between operating systems in guest-host relationship
JP2510605B2 (ja) * 1987-07-24 1996-06-26 株式会社日立製作所 仮想計算機システム
JP2839201B2 (ja) * 1990-07-30 1998-12-16 株式会社日立製作所 仮想計算機システム
US5479631A (en) * 1992-11-19 1995-12-26 International Business Machines Corporation System for designating real main storage addresses in instructions while dynamic address translation is on
US5515525A (en) * 1993-09-28 1996-05-07 Bull Hn Information Systems Inc. Emulating the memory functions of a first system on a second system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO9848355A2 *

Also Published As

Publication number Publication date
JP2000513128A (ja) 2000-10-03
DE19717102A1 (de) 1998-10-29
WO1998048355A2 (fr) 1998-10-29
WO1998048355A3 (fr) 1999-01-28

Similar Documents

Publication Publication Date Title
DE60010907T2 (de) Sram-steuerungvorrichtung für parallele prozessorarchitektur mit adressen- und befehlswarteschlange und arbiter
DE69737919T2 (de) Verfahren zur Zuordnung von Systembetriebsmitteln in einer hierarchischen Busstruktur
EP0764899B1 (fr) Procédé pour la conversion de formats de données
DE69730276T2 (de) Vorrichtung und Verfahren zur Erleichterung der Vermeidung von exzeptionellen bestimmten Zuständen während des Ablaufs eines Programmes
DE3685876T2 (de) Meister-sklave-mikroprozessorsystem mit einem virtuellen speicher.
DE3783370T2 (de) Schaltung zur blockierungsverhinderung von hochprioritaetsanforderungen an eine systemsteuerung.
DE69828074T2 (de) Direkt-speicherzugriff / transaktionen auf ein bus mit niedriger pinanzahl
DE3741850A1 (de) Ausfuehrungseinheit fuer einen i/o-prozessor
DE69626962T2 (de) Verfahren und anordnung zum betrieb eines mit einem hauptrechner verbundenen massenspeicher-computerperipheriegerätes
DE69423077T2 (de) Steuerungsvorrichtungen für nichtflüchtige Speicheranordnungen
DE3587031T2 (de) Zugriffpruefungseinrichtung fuer digitale datenverarbeitungsanordnung, welche einen speicher mit seitenabruf hat.
DE2718551C3 (de) Adressenumsetzer
DE3338329A1 (de) Computersystem
DE69032511T2 (de) Multiprozessor-Steuereinrichtung mit gemeinsamem Steuerungsspeicher
DE69034165T2 (de) Mikroprozessor mit einer Vielzahl von Buskonfigurationen
DE69503010T2 (de) Mikroprozessor zur Ausführung von Befehlen,von denen ein Teil des Operandfelds als Operationscode zu gebrauchen ist
DE69518145T2 (de) Verzeichnis für ein-/ausgangsdecoder
DE69229424T2 (de) Adressengeneration in einer Datenverarbeitungseinheit
DE3009530A1 (de) Datenverarbeitungssystem
DE2835110A1 (de) Schneller echtzeit-rechneremulator
DE2747304C3 (de) Einrichtung zur Mikrobefehlssteuerung
EP0978042A2 (fr) Procede pour transferer un systeme d'exploitation dans des installations informatiques
DE3241357A1 (de) Vorrichtung zur mikrobefehls-bereitstellung fuer mindestens zwei unabhaengig arbeitende funktionseinheiten in einem integrierten, mikroprogrammierten elektronischen baustein und verfahren zu ihrem betrieb
DE19819569A1 (de) Elektronischer Schaltkreis für die Umwandlung von Daten
DE2507405C2 (de) Anordnung zum Synchronisieren gleichzeitig auszuführender Tasks für Peripheriegeräte einer Datenverarbeitungsanlage

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19991019

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE DE GB

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: FUJITSU SIEMENS COMPUTERS GMBH

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Withdrawal date: 20021127